aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* move around device-specific Makefile includes for easier target swappingbryan newbold2013-10-091-2/+5
* spruce up sp605 build targetbryan newbold2013-10-093-30/+527
* basic rot13 UART demo workingbryan newbold2013-10-083-0/+239
* clean up test stuffbryan newbold2013-10-089-112/+189
* working xula2 sim/syn/prog systembryan newbold2013-10-0811-18/+289
* don't have outputs depend on makefilesbryan newbold2013-10-081-3/+3
* linting: ignore module/filename equivalencebryan newbold2013-10-061-1/+1
* add test/ and isim/ systembryan newbold2013-10-0610-63/+214
* fix old tb/tb.vbryan newbold2013-10-041-15/+6
* add concept of 'board' for seperate ucfs and top level modulesbryan newbold2013-10-045-24/+34
* add autoimpact target (pre-select bitfile)bryan newbold2013-10-041-0/+3
* generic timingan targetbryan newbold2013-10-041-0/+3
* backport improvements from SNG projectbryan newbold2013-10-042-3/+8
* changed build-commits to have one argumentAndrew J Meyer2013-08-191-3/+9
* added build commits scriptAndrew J Meyer2013-08-191-0/+31
* typo: pre-par .ncd file for partial_timing analysisbryan newbold2013-06-271-1/+1
* parameterize unconstrained timing analysisbryan newbold2013-06-271-2/+3
* commit an .xco as an example of stripped project metadatabryan newbold2013-06-271-0/+76
* a better minimalist project, including a timing constraintbryan newbold2013-06-272-31/+39
* fix bugs with trce and parbryan newbold2013-06-271-4/+4
* break out synth_effort as a variablebryan newbold2013-06-271-2/+3
* fix potential problem with old etwr targetbryan newbold2013-06-271-1/+1
* add planahead, fpga_editor, and timing targetsbryan newbold2013-06-271-13/+31
* very minor style tweaks from downstream reposbryan newbold2013-06-193-2/+3
* don't re-coregen after every little Makefile tweakbryan newbold2013-06-192-1/+4
* proper Makefile syntax; device-specific; mcs bitwidthbryan newbold2013-06-193-16/+32
* be more explicit about listing .v filesbryan newbold2013-06-061-0/+3
* BUGSbryan newbold2013-06-051-0/+1
* add 'make lint' verilog-build command; requires verilatorbryan newbold2013-06-051-1/+4
* README: fix typo.Marti Bolivar2013-04-261-1/+1
* update README, comments, .xise project filebryan newbold2013-04-263-12/+56
* update with bnewbold's changesbryan newbold2013-03-273-76/+68
* initial colorization stuffbryan newbold2013-03-272-1/+105
* compile in multiple tb-modules (this might slow things down for you)bryan newbold2013-03-211-2/+6
* add .ucf file referencebryan newbold2013-03-211-1/+1
* isim in the background; hackisly fix depsbryan newbold2013-03-201-4/+4
* fix 'main' in tb.vbryan newbold2013-03-201-1/+1
* fixes to simulatebryan newbold2013-03-201-8/+6
* Corrects comments (clock is 200MHz, not 100MHz) and removed incorrect clock t...jesstherobot2013-03-201-7/+1
* 'main', not 'project' top module by defaultbryan newbold2013-03-142-3/+3
* fix ise project pointersbryan newbold2013-03-142-10/+20
* improvementsbryan newbold2013-03-145-37/+54
* update README; gitignore ./buildbryan newbold2013-03-132-15/+24
* some simulation stuffbryan newbold2013-03-133-3/+45
* move stuff around; backupbryan newbold2013-03-1310-15/+389
* basic synthesis version of makefilebryan newbold2013-03-139-56/+238
* add basic gitignorebryan newbold2013-03-104-34/+53
* added the base filesAndrew J Meyer2013-03-0612-0/+235
* Initial checkin and readmeAndrew J Meyer2013-03-061-0/+34
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 22:30:43 +0000