basic-hdl-template - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	update TODO list	bryan newbold	2013-11-13	1	-31/+2
\|
*	add 'xreport' launcher target	bryan newbold	2013-11-13	2	-2/+6
\|
*	colorize bitgen errors	bryan newbold	2013-11-13	1	-4/+4
\|
*	clean up simulation targets	bryan newbold	2013-11-13	2	-26/+25
\| \| \| \| \| \| \|	Proper prereqs for simulation/test targets. This commit should fix old "iSim runs with old files even if there was a bug" errors.
*	'untouchcores' target (see README)	bryan newbold	2013-11-13	3	-0/+53
\|
*	docs in contrib/README	bryan newbold	2013-11-13	1	-0/+14
\|
*	TODO updates	bryan newbold	2013-11-13	1	-2/+6
\|
*	move complicated.v to contrib directory	bryan newbold	2013-11-13	2	-1/+72
\|
*	add status messages to bitfile generation	bryan newbold	2013-11-13	1	-0/+2
\|
*	fix bugs with copying _xmsgs to logs	bryan newbold	2013-11-13	1	-3/+3
\|
*	update template's TODO file	bryan newbold	2013-11-13	1	-18/+16
\|
*	misc small improvements	bryan newbold	2013-11-12	2	-5/+40
\| \| \| \| \|	more aliases help target
*	rename some targets	bryan newbold	2013-11-12	1	-8/+8
\| \| \| \| \| \| \| \|	"partial_" -> "map_" "final_" -> "par_" "clean" -> "mostlyclean" "cleanall" -> "clean" fix typos
*	add a "complicated" Makefile for testing	bryan newbold	2013-11-12	1	-0/+42
\| \| \| \|	Also the corresponding top-level module (for Xula2)
*	hack fix for bug with include ordering	bryan newbold	2013-11-12	4	-12/+17
\| \| \| \| \| \|	There seems to be a problem with the default target being overriden when a board-specific file is included before xilinx.mk. Workaround is to include targets last.
*	reorder contrib/xilinx.mk; re-instate ./bitfile/	bryan newbold	2013-11-12	1	-16/+25
\| \| \| \| \|	Bitfiles, timing reports, and par netlists now get saved in ./bitfiles/ for every rebuild (determined by bitfile rebuild).
*	clean up cleaning (heh)	bryan newbold	2013-11-12	1	-3/+13
\| \| \| \| \|	This commit fixes an old problem where coregen files get wiped by a 'clean'. To completely clear out coregen'd stuff, now use 'cleanall'
*	fix typos revealed by going through QUICK_START	bryan newbold	2013-11-12	1	-0/+0
\|
*	stick some basic comments into aj's build-commits.sh	bryan newbold	2013-11-12	1	-1/+7
\|
*	Part 3 of refactoring template files into ./contrib	bryan newbold	2013-11-12	3	-0/+70
\| \| \| \|	Docs!
*	Part 1 of refactoring template files into ./contrib	bryan newbold	2013-11-12	13	-85/+817
\| \| \| \| \| \| \| \|	BROKEN without later parts (documentation and Makefile updates) This commit moves and deletes a lot of Xula2 and SP605 files around. It also includes a large cleanup of xilinx.mk
*	minor cleanup of lint target	bryan newbold	2013-11-12	1	-1/+1
\|
*	initial VHDL support	bryan newbold	2013-11-12	1	-4/+16
\|
*	need to specify .pcf file to bitgen for some cases	bryan newbold	2013-10-21	1	-1/+1
\| \| \| \|	This was related to an "ERROR:PhysDesignRules:2199"
*	partially fix bug where synthesis continues after .ngc failure	bryan newbold	2013-10-09	1	-0/+2
\|
*	clean up test stuff	bryan newbold	2013-10-08	1	-0/+3
\|
*	working xula2 sim/syn/prog system	bryan newbold	2013-10-08	2	-2/+11
\|
*	don't have outputs depend on makefiles	bryan newbold	2013-10-08	1	-3/+3
\| \| \| \| \| \| \| \|	If the Makefiles are tweaked, it's up to the user to 'make clean' if necessary. The way things were previously, the entire project would get rebuilt after any trivial tweak or fix.
*	linting: ignore module/filename equivalence	bryan newbold	2013-10-06	1	-1/+1
\|
*	add test/ and isim/ system	bryan newbold	2013-10-06	1	-12/+34
\|
*	add concept of 'board' for seperate ucfs and top level modules	bryan newbold	2013-10-04	1	-22/+23
\|
*	add autoimpact target (pre-select bitfile)	bryan newbold	2013-10-04	1	-0/+3
\|
*	generic timingan target	bryan newbold	2013-10-04	1	-0/+3
\|
*	backport improvements from SNG project	bryan newbold	2013-10-04	1	-3/+7
\|
*	changed build-commits to have one argument	Andrew J Meyer	2013-08-19	1	-3/+9
\|
*	added build commits script	Andrew J Meyer	2013-08-19	1	-0/+31
\|
*	typo: pre-par .ncd file for partial_timing analysis	bryan newbold	2013-06-27	1	-1/+1
\|
*	parameterize unconstrained timing analysis	bryan newbold	2013-06-27	1	-2/+3
\|
*	fix bugs with trce and par	bryan newbold	2013-06-27	1	-4/+4
\|
*	break out synth_effort as a variable	bryan newbold	2013-06-27	1	-2/+3
\|
*	fix potential problem with old etwr target	bryan newbold	2013-06-27	1	-1/+1
\|
*	add planahead, fpga_editor, and timing targets	bryan newbold	2013-06-27	1	-13/+31
\|
*	don't re-coregen after every little Makefile tweak	bryan newbold	2013-06-19	1	-1/+1
\|
*	proper Makefile syntax; device-specific; mcs bitwidth	bryan newbold	2013-06-19	2	-2/+10
\|
*	add 'make lint' verilog-build command; requires verilator	bryan newbold	2013-06-05	1	-1/+4
\|
*	update with bnewbold's changes	bryan newbold	2013-03-27	1	-74/+63
\|
*	initial colorization stuff	bryan newbold	2013-03-27	2	-1/+105
\|
*	compile in multiple tb-modules (this might slow things down for you)	bryan newbold	2013-03-21	1	-2/+6
\|
*	add .ucf file reference	bryan newbold	2013-03-21	1	-1/+1
\|
*	isim in the background; hackisly fix deps	bryan newbold	2013-03-20	1	-4/+4
\|