diff options
| author | bryan newbold <bnewbold@leaflabs.com> | 2013-11-12 20:05:16 -0500 |
|---|---|---|
| committer | bryan newbold <bnewbold@leaflabs.com> | 2013-11-12 20:05:16 -0500 |
| commit | ade169c6e07f654591af61f83de5bb90898d09b1 (patch) | |
| tree | 8d4f36c81440383d4245180fe305c39c58bd5f01 /contrib | |
| parent | 8e55b5eee512c3088ff01719875249640cf1efca (diff) | |
| download | basic-hdl-template-ade169c6e07f654591af61f83de5bb90898d09b1.tar.gz basic-hdl-template-ade169c6e07f654591af61f83de5bb90898d09b1.zip | |
rename some targets
"partial_" -> "map_"
"final_" -> "par_"
"clean" -> "mostlyclean"
"cleanall" -> "clean"
fix typos
Diffstat (limited to 'contrib')
| -rw-r--r-- | contrib/xilinx.mk | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/contrib/xilinx.mk b/contrib/xilinx.mk index 628af75..3453ccb 100644 --- a/contrib/xilinx.mk +++ b/contrib/xilinx.mk @@ -330,14 +330,14 @@ planahead: # DISPLAY variable (X Windows) should be inherited from environment DISPLAY ?= :0 -partial_fpga_editor: build/$(project).ncd +map_fpga_editor: build/$(project).ncd @echo "Starting fpga_editor in the background (can take a minute or two)..." @echo "IGNORE the RPC errors below." @echo @bash -c "$(xil_env); \ DISPLAY=`echo $(DISPLAY) | sed s/'\.0'//` fpga_editor $(project).ncd &" -final_fpga_editor: build/$(project)_par.ncd +par_fpga_editor: build/$(project)_par.ncd @echo "Starting fpga_editor in the background (can take a minute or two)..." @echo "IGNORE the RPC errors below." @echo @@ -348,26 +348,26 @@ timingan: @bash -c "$(xil_env); \ timingan &" -partial_timing: build/$(project)_post_map.twr +map_timingan: build/$(project)_post_map.twr @bash -c "$(xil_env); \ timingan -ucf ../$(ucf_file) $(project).ncd $(project).pcf $(project)_post_map.twx &" -final_timing: build/$(project)_post_par.twr +par_timingan: build/$(project)_post_par.twr @bash -c "$(xil_env); \ timingan -ucf ../$(ucf_file) $(project)_par.ncd $(project).pcf $(project)_post_par.twx &" lint: verilator --lint-only -I./hdl -I./cores -Wall -Wno-DECLFILENAME hdl/$(top_module)_$(board) || true -cleanall: clean_synth clean_sim clean_ise +clean: clean_synth clean_sim clean_ise rm -rf coregen-tmp -clean: clean_synth clean_sim clean_ise +mostlyclean: clean_synth clean_sim clean_ise clean_ise: rm -rf iseconfig -clean_sim:: +clean_sim: rm -f tb/simulate_isim rm -f tb/*.log rm -f tb/*.cmd @@ -377,6 +377,6 @@ clean_sim:: rm -f tb/isim.compiled rm -rf tb/isim -clean_synth:: +clean_synth: rm -rf build |