aboutsummaryrefslogtreecommitdiffstats
path: root/contrib
Commit message (Collapse)AuthorAgeFilesLines
* buildsys: DEFAULT not DEFAULT_GOALbryan newbold2013-12-191-1/+1
|
* buildsys: par_ and map_timing PHONY correctionsbryan newbold2013-11-271-1/+1
|
* allow extending bitfile list on a per-board basisbryan newbold2013-11-241-4/+11
|
* buildsys: allow sim-only HDL file listsbryan newbold2013-11-211-5/+11
|
* buildsys: force gmake failure for more targetsbryan newbold2013-11-211-0/+7
|
* xula2 upload commonly requires rootbryan newbold2013-11-181-2/+2
|
* update licensing infobryan newbold2013-11-183-3/+79
|
* update TODO listbryan newbold2013-11-131-31/+2
|
* add 'xreport' launcher targetbryan newbold2013-11-132-2/+6
|
* colorize bitgen errorsbryan newbold2013-11-131-4/+4
|
* clean up simulation targetsbryan newbold2013-11-132-26/+25
| | | | | | | Proper prereqs for simulation/test targets. This commit should fix old "iSim runs with old files even if there was a bug" errors.
* 'untouchcores' target (see README)bryan newbold2013-11-133-0/+53
|
* docs in contrib/READMEbryan newbold2013-11-131-0/+14
|
* TODO updatesbryan newbold2013-11-131-2/+6
|
* move complicated.v to contrib directorybryan newbold2013-11-132-1/+72
|
* add status messages to bitfile generationbryan newbold2013-11-131-0/+2
|
* fix bugs with copying _xmsgs to logsbryan newbold2013-11-131-3/+3
|
* update template's TODO filebryan newbold2013-11-131-18/+16
|
* misc small improvementsbryan newbold2013-11-122-5/+40
| | | | | more aliases help target
* rename some targetsbryan newbold2013-11-121-8/+8
| | | | | | | | "partial_" -> "map_" "final_" -> "par_" "clean" -> "mostlyclean" "cleanall" -> "clean" fix typos
* add a "complicated" Makefile for testingbryan newbold2013-11-121-0/+42
| | | | Also the corresponding top-level module (for Xula2)
* hack fix for bug with include orderingbryan newbold2013-11-124-12/+17
| | | | | | There seems to be a problem with the default target being overriden when a board-specific file is included before xilinx.mk. Workaround is to include targets last.
* reorder contrib/xilinx.mk; re-instate ./bitfile/bryan newbold2013-11-121-16/+25
| | | | | Bitfiles, timing reports, and par netlists now get saved in ./bitfiles/ for every rebuild (determined by bitfile rebuild).
* clean up cleaning (heh)bryan newbold2013-11-121-3/+13
| | | | | This commit fixes an old problem where coregen files get wiped by a 'clean'. To completely clear out coregen'd stuff, now use 'cleanall'
* fix typos revealed by going through QUICK_STARTbryan newbold2013-11-121-0/+0
|
* stick some basic comments into aj's build-commits.shbryan newbold2013-11-121-1/+7
|
* Part 3 of refactoring template files into ./contribbryan newbold2013-11-123-0/+70
| | | | Docs!
* Part 1 of refactoring template files into ./contribbryan newbold2013-11-1213-85/+817
| | | | | | | | BROKEN without later parts (documentation and Makefile updates) This commit moves and deletes a lot of Xula2 and SP605 files around. It also includes a large cleanup of xilinx.mk
* minor cleanup of lint targetbryan newbold2013-11-121-1/+1
|
* initial VHDL supportbryan newbold2013-11-121-4/+16
|
* need to specify .pcf file to bitgen for some casesbryan newbold2013-10-211-1/+1
| | | | This was related to an "ERROR:PhysDesignRules:2199"
* partially fix bug where synthesis continues after .ngc failurebryan newbold2013-10-091-0/+2
|
* clean up test stuffbryan newbold2013-10-081-0/+3
|
* working xula2 sim/syn/prog systembryan newbold2013-10-082-2/+11
|
* don't have outputs depend on makefilesbryan newbold2013-10-081-3/+3
| | | | | | | | If the Makefiles are tweaked, it's up to the user to 'make clean' if necessary. The way things were previously, the entire project would get rebuilt after any trivial tweak or fix.
* linting: ignore module/filename equivalencebryan newbold2013-10-061-1/+1
|
* add test/ and isim/ systembryan newbold2013-10-061-12/+34
|
* add concept of 'board' for seperate ucfs and top level modulesbryan newbold2013-10-041-22/+23
|
* add autoimpact target (pre-select bitfile)bryan newbold2013-10-041-0/+3
|
* generic timingan targetbryan newbold2013-10-041-0/+3
|
* backport improvements from SNG projectbryan newbold2013-10-041-3/+7
|
* changed build-commits to have one argumentAndrew J Meyer2013-08-191-3/+9
|
* added build commits scriptAndrew J Meyer2013-08-191-0/+31
|
* typo: pre-par .ncd file for partial_timing analysisbryan newbold2013-06-271-1/+1
|
* parameterize unconstrained timing analysisbryan newbold2013-06-271-2/+3
|
* fix bugs with trce and parbryan newbold2013-06-271-4/+4
|
* break out synth_effort as a variablebryan newbold2013-06-271-2/+3
|
* fix potential problem with old etwr targetbryan newbold2013-06-271-1/+1
|
* add planahead, fpga_editor, and timing targetsbryan newbold2013-06-271-13/+31
|
* don't re-coregen after every little Makefile tweakbryan newbold2013-06-191-1/+1
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 17:07:40 +0000