aboutsummaryrefslogtreecommitdiffstats
path: root/ip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl
diff options
context:
space:
mode:
Diffstat (limited to 'ip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl')
-rwxr-xr-xip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl21
1 files changed, 21 insertions, 0 deletions
diff --git a/ip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl b/ip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl
new file mode 100755
index 0000000..15041a4
--- /dev/null
+++ b/ip/fifo_generator_v7_2_0/pa_cg_reconfig_core_invoke.tcl
@@ -0,0 +1,21 @@
+# Tcl script generated by PlanAhead
+
+set tclUtilsPath "C:/Xilinx/13.1/ISE_DS/PlanAhead/scripts/pa_cg_utils.tcl"
+
+set cgProjectPath "C:/largework/fpga/hdmi/release1/release1.srcs/sources_1/ip/fifo_generator_v7_2_0/coregen.cgc"
+
+set ipName "fifo_2kx18"
+
+set chains "CUSTOMIZE_CURRENT_CHAIN INSTANTIATION_TEMPLATES_CHAIN"
+
+set bomFilePath "C:/largework/fpga/hdmi/release1/release1.srcs/sources_1/ip/fifo_generator_v7_2_0/pa_cg_bom.xml"
+
+set cgPartSpec "6slx9-2tqg144"
+
+set hdlType "Verilog"
+
+# generate the IP
+set result [source "C:/Xilinx/13.1/ISE_DS/PlanAhead/scripts/pa_cg_reconfig_core.tcl"]
+
+exit $result
+