aboutsummaryrefslogtreecommitdiffstats
path: root/notes/xilinx_toolchain.txt
diff options
context:
space:
mode:
authorbnewbold <bnewbold@robocracy.org>2014-12-30 03:57:38 +0100
committerbnewbold <bnewbold@robocracy.org>2014-12-30 03:57:38 +0100
commit0aad2482deee8235c5b1d2ba12fe16ebdc841303 (patch)
tree1c531095e2be125db87248ab88ff20e2db961aec /notes/xilinx_toolchain.txt
parentd8f92042e8c4e575d322211f8e295e9a77c62719 (diff)
downloadfpga-lube-0aad2482deee8235c5b1d2ba12fe16ebdc841303.tar.gz
fpga-lube-0aad2482deee8235c5b1d2ba12fe16ebdc841303.zip
pull xilinx notes into sphinx docs
Diffstat (limited to 'notes/xilinx_toolchain.txt')
-rw-r--r--notes/xilinx_toolchain.txt17
1 files changed, 0 insertions, 17 deletions
diff --git a/notes/xilinx_toolchain.txt b/notes/xilinx_toolchain.txt
deleted file mode 100644
index e7d78db..0000000
--- a/notes/xilinx_toolchain.txt
+++ /dev/null
@@ -1,17 +0,0 @@
-
-Chapter Two of "FPGAs!? Now What?" gives a good overview of the full
-compilation process:
-
-Synthesis:
- the "logic synthesizer" compiles from HDL to a netlist
-
-Implementation:
- the "translator" takes a set of netlists and design constraints and generates
- a merged netlist (?).
- then a "mapper" regroups the netlist so that place and route will be easier
- then a "place and route" tool decides exactly how the FPGA logic will be
- configured
-
-Bitstream:
- the "bitstream generator" translates the configuration into the binary format
- that the FPGA uses to re-flash itself