aboutsummaryrefslogtreecommitdiffstats
path: root/testbench/simulate_isim.prj
blob: e610cc564a6714ad96377f58f7d79e0308001bea (plain)
1
2
3
verilog unenclib ../hdl/project.v
verilog unenclib tb.v
verilog unenclib /opt/Xilinx/14.3/ISE_DS/ISE/verilog/src/glbl.v