aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorbryan newbold <bnewbold@leaflabs.com>2013-10-09 00:30:58 -0400
committerbryan newbold <bnewbold@leaflabs.com>2013-10-09 00:30:58 -0400
commit58a4d81047891bf2bcfaa141f81b4ea34f0c3594 (patch)
tree189f4c6fc36d215326aa0c25a8195d97b027dfa9
parent3589de222db1820a48fcee63c9516e0347fac7c5 (diff)
downloadbasic-hdl-template-58a4d81047891bf2bcfaa141f81b4ea34f0c3594.tar.gz
basic-hdl-template-58a4d81047891bf2bcfaa141f81b4ea34f0c3594.zip
fix up minor xula2 typos
-rw-r--r--Makefile1
-rw-r--r--hdl/main_xula2.v2
2 files changed, 1 insertions, 2 deletions
diff --git a/Makefile b/Makefile
index b0de5d6..2b93161 100644
--- a/Makefile
+++ b/Makefile
@@ -19,7 +19,6 @@ device := XC6SLX25
speedgrade := -2
device_package := ftg256
extra_includes = ./contrib/xula2.mk
-include ./contrib/xula2.mk
part := $(device)$(speedgrade)-$(device_package)
diff --git a/hdl/main_xula2.v b/hdl/main_xula2.v
index 49581e1..4436665 100644
--- a/hdl/main_xula2.v
+++ b/hdl/main_xula2.v
@@ -36,7 +36,7 @@ module main (
wire [7:0] rx_byte;
wire [7:0] tx_byte;
wire uart_flag;
- simple_uart (
+ simple_uart #(
.CLOCK_DIVIDE(313) // for 12MHz clock
) simple_uart_inst (
.clk(clock_12mhz),