1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
|
/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
* File Name : stm32f10x_dma.c
* Author : MCD Application Team
* Version : V2.0.2
* Date : 07/11/2008
* Description : This file provides all the DMA firmware functions.
********************************************************************************
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x_dma.h"
#include "stm32f10x_rcc.h"
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/* DMA ENABLE mask */
#define CCR_ENABLE_Set ((u32)0x00000001)
#define CCR_ENABLE_Reset ((u32)0xFFFFFFFE)
/* DMA1 Channelx interrupt pending bit masks */
#define DMA1_Channel1_IT_Mask ((u32)0x0000000F)
#define DMA1_Channel2_IT_Mask ((u32)0x000000F0)
#define DMA1_Channel3_IT_Mask ((u32)0x00000F00)
#define DMA1_Channel4_IT_Mask ((u32)0x0000F000)
#define DMA1_Channel5_IT_Mask ((u32)0x000F0000)
#define DMA1_Channel6_IT_Mask ((u32)0x00F00000)
#define DMA1_Channel7_IT_Mask ((u32)0x0F000000)
/* DMA2 Channelx interrupt pending bit masks */
#define DMA2_Channel1_IT_Mask ((u32)0x0000000F)
#define DMA2_Channel2_IT_Mask ((u32)0x000000F0)
#define DMA2_Channel3_IT_Mask ((u32)0x00000F00)
#define DMA2_Channel4_IT_Mask ((u32)0x0000F000)
#define DMA2_Channel5_IT_Mask ((u32)0x000F0000)
/* DMA2 FLAG mask */
#define FLAG_Mask ((u32)0x10000000)
/* DMA registers Masks */
#define CCR_CLEAR_Mask ((u32)0xFFFF800F)
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/*******************************************************************************
* Function Name : DMA_DeInit
* Description : Deinitializes the DMAy Channelx registers to their default reset
* values.
* Input : - DMAy_Channelx: where y can be 1 or 2 to select the DMA and
* x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the
* DMA Channel.
* Output : None
* Return : None
*******************************************************************************/
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
/* Check the parameters */
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
/* Disable the selected DMAy Channelx */
DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
/* Reset DMAy Channelx control register */
DMAy_Channelx->CCR = 0;
/* Reset DMAy Channelx remaining bytes register */
DMAy_Channelx->CNDTR = 0;
/* Reset DMAy Channelx peripheral address register */
DMAy_Channelx->CPAR = 0;
/* Reset DMAy Channelx memory address register */
DMAy_Channelx->CMAR = 0;
switch (*(u32*)&DMAy_Channelx)
{
case DMA1_Channel1_BASE:
/* Reset interrupt pending bits for DMA1 Channel1 */
DMA1->IFCR |= DMA1_Channel1_IT_Mask;
break;
case DMA1_Channel2_BASE:
/* Reset interrupt pending bits for DMA1 Channel2 */
DMA1->IFCR |= DMA1_Channel2_IT_Mask;
break;
case DMA1_Channel3_BASE:
/* Reset interrupt pending bits for DMA1 Channel3 */
DMA1->IFCR |= DMA1_Channel3_IT_Mask;
break;
case DMA1_Channel4_BASE:
/* Reset interrupt pending bits for DMA1 Channel4 */
DMA1->IFCR |= DMA1_Channel4_IT_Mask;
break;
case DMA1_Channel5_BASE:
/* Reset interrupt pending bits for DMA1 Channel5 */
DMA1->IFCR |= DMA1_Channel5_IT_Mask;
break;
case DMA1_Channel6_BASE:
/* Reset interrupt pending bits for DMA1 Channel6 */
DMA1->IFCR |= DMA1_Channel6_IT_Mask;
break;
case DMA1_Channel7_BASE:
/* Reset interrupt pending bits for DMA1 Channel7 */
DMA1->IFCR |= DMA1_Channel7_IT_Mask;
break;
case DMA2_Channel1_BASE:
/* Reset interrupt pending bits for DMA2 Channel1 */
DMA2->IFCR |= DMA2_Channel1_IT_Mask;
break;
case DMA2_Channel2_BASE:
/* Reset interrupt pending bits for DMA2 Channel2 */
DMA2->IFCR |= DMA2_Channel2_IT_Mask;
break;
case DMA2_Channel3_BASE:
/* Reset interrupt pending bits for DMA2 Channel3 */
DMA2->IFCR |= DMA2_Channel3_IT_Mask;
break;
case DMA2_Channel4_BASE:
/* Reset interrupt pending bits for DMA2 Channel4 */
DMA2->IFCR |= DMA2_Channel4_IT_Mask;
break;
case DMA2_Channel5_BASE:
/* Reset interrupt pending bits for DMA2 Channel5 */
DMA2->IFCR |= DMA2_Channel5_IT_Mask;
break;
default:
break;
}
}
/*******************************************************************************
* Function Name : DMA_Init
* Description : Initializes the DMAy Channelx according to the specified
* parameters in the DMA_InitStruct.
* Input : - DMAy_Channelx: where y can be 1 or 2 to select the DMA and
* x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the
* DMA Channel.
* - DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
* contains the configuration information for the specified
* DMA Channel.
* Output : None
* Return : None
******************************************************************************/
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
u32 tmpreg = 0;
/* Check the parameters */
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
/* Get the DMAy_Channelx CCR value */
tmpreg = DMAy_Channelx->CCR;
/* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
tmpreg &= CCR_CLEAR_Mask;
/* Configure DMAy Channelx: data transfer, data size, priority level and mode */
/* Set DIR bit according to DMA_DIR value */
/* Set CIRC bit according to DMA_Mode value */
/* Set PINC bit according to DMA_PeripheralInc value */
/* Set MINC bit according to DMA_MemoryInc value */
/* Set PSIZE bits according to DMA_PeripheralDataSize value */
/* Set MSIZE bits according to DMA_MemoryDataSize value */
/* Set PL bits according to DMA_Priority value */
/* Set the MEM2MEM bit according to DMA_M2M value */
tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
/* Write to DMAy Channelx CCR */
DMAy_Channelx->CCR = tmpreg;
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
/* Write to DMAy Channelx CNDTR */
DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
/* Write to DMAy Channelx CPAR */
DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
/* Write to DMAy Channelx CMAR */
DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
}
/*******************************************************************************
* Function Name : DMA_StructInit
* Description : Fills each DMA_InitStruct member with its default value.
* Input : - DMA_InitStruct : pointer to a DMA_InitTypeDef structure
* which will be initialized.
* Output : None
* Return : None
*******************************************************************************/
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
/* Initialize the DMA_PeripheralBaseAddr member */
DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
/* Initialize the DMA_MemoryBaseAddr member */
DMA_InitStruct->DMA_MemoryBaseAddr = 0;
/* Initialize the DMA_DIR member */
DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
/* Initialize the DMA_BufferSize member */
DMA_InitStruct->DMA_BufferSize = 0;
/* Initialize the DMA_PeripheralInc member */
DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
/* Initialize the DMA_MemoryInc member */
DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
/* Initialize the DMA_PeripheralDataSize member */
DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
/* Initialize the DMA_MemoryDataSize member */
DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
/* Initialize the DMA_Mode member */
DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
/* Initialize the DMA_Priority member */
DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
/* Initialize the DMA_M2M member */
DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
}
/*******************************************************************************
* Function Name : DMA_Cmd
* Description : Enables or disables the specified DMAy Channelx.
* Input : - DMAy_Channelx: where y can be 1 or 2 to select the DMA and
* x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the
* DMA Channel.
* - NewState: new state of the DMAy Channelx.
* This parameter can be: ENABLE or DISABLE.
* Output : None
* Return : None
*******************************************************************************/
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
/* Enable the selected DMAy Channelx */
DMAy_Channelx->CCR |= CCR_ENABLE_Set;
}
else
{
/* Disable the selected DMAy Channelx */
DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
}
}
/*******************************************************************************
* Function Name : DMA_ITConfig
* Description : Enables or disables the specified DMAy Channelx interrupts.
* Input : - DMAy_Channelx: where y can be 1 or 2 to select the DMA and
* x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the
* DMA Channel.
* - DMA_IT: specifies the DMA interrupts sources to be enabled
* or disabled.
* This parameter can be any combination of the following values:
* - DMA_IT_TC: Transfer complete interrupt mask
* - DMA_IT_HT: Half transfer interrupt mask
* - DMA_IT_TE: Transfer error interrupt mask
* - NewState: new state of the specified DMA interrupts.
* This parameter can be: ENABLE or DISABLE.
* Output : None
* Return : None
*******************************************************************************/
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, u32 DMA_IT, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
assert_param(IS_DMA_CONFIG_IT(DMA_IT));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
/* Enable the selected DMA interrupts */
DMAy_Channelx->CCR |= DMA_IT;
}
else
{
/* Disable the selected DMA interrupts */
DMAy_Channelx->CCR &= ~DMA_IT;
}
}
/*******************************************************************************
* Function Name : DMA_GetCurrDataCounter
* Description : Returns the number of remaining data units in the current
* DMAy Channelx transfer.
* Input : - DMAy_Channelx: where y can be 1 or 2 to select the DMA and
* x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the
* DMA Channel.
* Output : None
* Return : The number of remaining data units in the current DMAy Channelx
* transfer.
*******************************************************************************/
u16 DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
/* Check the parameters */
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
/* Return the number of remaining data units for DMAy Channelx */
return ((u16)(DMAy_Channelx->CNDTR));
}
/*******************************************************************************
* Function Name : DMA_GetFlagStatus
* Description : Checks whether the specified DMAy Channelx flag is set or not.
* Input : - DMA_FLAG: specifies the flag to check.
* This parameter can be one of the following values:
* - DMA1_FLAG_GL1: DMA1 Channel1 global flag.
* - DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
* - DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
* - DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
* - DMA1_FLAG_GL2: DMA1 Channel2 global flag.
* - DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
* - DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
* - DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
* - DMA1_FLAG_GL3: DMA1 Channel3 global flag.
* - DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
* - DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
* - DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
* - DMA1_FLAG_GL4: DMA1 Channel4 global flag.
* - DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
* - DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
* - DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
* - DMA1_FLAG_GL5: DMA1 Channel5 global flag.
* - DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
* - DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
* - DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
* - DMA1_FLAG_GL6: DMA1 Channel6 global flag.
* - DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
* - DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
* - DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
* - DMA1_FLAG_GL7: DMA1 Channel7 global flag.
* - DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
* - DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
* - DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
* - DMA2_FLAG_GL1: DMA2 Channel1 global flag.
* - DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
* - DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
* - DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
* - DMA2_FLAG_GL2: DMA2 Channel2 global flag.
* - DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
* - DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
* - DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
* - DMA2_FLAG_GL3: DMA2 Channel3 global flag.
* - DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
* - DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
* - DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
* - DMA2_FLAG_GL4: DMA2 Channel4 global flag.
* - DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
* - DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
* - DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
* - DMA2_FLAG_GL5: DMA2 Channel5 global flag.
* - DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
* - DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
* - DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Output : None
* Return : The new state of DMA_FLAG (SET or RESET).
*******************************************************************************/
FlagStatus DMA_GetFlagStatus(u32 DMA_FLAG)
{
FlagStatus bitstatus = RESET;
u32 tmpreg = 0;
/* Check the parameters */
assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
/* Calculate the used DMA */
if ((DMA_FLAG & FLAG_Mask) != (u32)RESET)
{
/* Get DMA2 ISR register value */
tmpreg = DMA2->ISR ;
}
else
{
/* Get DMA1 ISR register value */
tmpreg = DMA1->ISR ;
}
/* Check the status of the specified DMA flag */
if ((tmpreg & DMA_FLAG) != (u32)RESET)
{
/* DMA_FLAG is set */
bitstatus = SET;
}
else
{
/* DMA_FLAG is reset */
bitstatus = RESET;
}
/* Return the DMA_FLAG status */
return bitstatus;
}
/*******************************************************************************
* Function Name : DMA_ClearFlag
* Description : Clears the DMAy Channelx's pending flags.
* Input : - DMA_FLAG: specifies the flag to clear.
* This parameter can be any combination (for the same DMA) of
* the following values:
* - DMA1_FLAG_GL1: DMA1 Channel1 global flag.
* - DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
* - DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
* - DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
* - DMA1_FLAG_GL2: DMA1 Channel2 global flag.
* - DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
* - DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
* - DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
* - DMA1_FLAG_GL3: DMA1 Channel3 global flag.
* - DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
* - DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
* - DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
* - DMA1_FLAG_GL4: DMA1 Channel4 global flag.
* - DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
* - DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
* - DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
* - DMA1_FLAG_GL5: DMA1 Channel5 global flag.
* - DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
* - DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
* - DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
* - DMA1_FLAG_GL6: DMA1 Channel6 global flag.
* - DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
* - DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
* - DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
* - DMA1_FLAG_GL7: DMA1 Channel7 global flag.
* - DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
* - DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
* - DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
* - DMA2_FLAG_GL1: DMA2 Channel1 global flag.
* - DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
* - DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
* - DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
* - DMA2_FLAG_GL2: DMA2 Channel2 global flag.
* - DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
* - DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
* - DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
* - DMA2_FLAG_GL3: DMA2 Channel3 global flag.
* - DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
* - DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
* - DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
* - DMA2_FLAG_GL4: DMA2 Channel4 global flag.
* - DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
* - DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
* - DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
* - DMA2_FLAG_GL5: DMA2 Channel5 global flag.
* - DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
* - DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
* - DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Output : None
* Return : None
*******************************************************************************/
void DMA_ClearFlag(u32 DMA_FLAG)
{
/* Check the parameters */
assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
/* Calculate the used DMA */
if ((DMA_FLAG & FLAG_Mask) != (u32)RESET)
{
/* Clear the selected DMA flags */
DMA2->IFCR = DMA_FLAG;
}
else
{
/* Clear the selected DMA flags */
DMA1->IFCR = DMA_FLAG;
}
}
/*******************************************************************************
* Function Name : DMA_GetITStatus
* Description : Checks whether the specified DMAy Channelx interrupt has
* occurred or not.
* Input : - DMA_IT: specifies the DMA interrupt source to check.
* This parameter can be one of the following values:
* - DMA1_IT_GL1: DMA1 Channel1 global interrupt.
* - DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
* - DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
* - DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
* - DMA1_IT_GL2: DMA1 Channel2 global interrupt.
* - DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
* - DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
* - DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
* - DMA1_IT_GL3: DMA1 Channel3 global interrupt.
* - DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
* - DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
* - DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
* - DMA1_IT_GL4: DMA1 Channel4 global interrupt.
* - DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
* - DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
* - DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
* - DMA1_IT_GL5: DMA1 Channel5 global interrupt.
* - DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
* - DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
* - DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
* - DMA1_IT_GL6: DMA1 Channel6 global interrupt.
* - DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
* - DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
* - DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
* - DMA1_IT_GL7: DMA1 Channel7 global interrupt.
* - DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
* - DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
* - DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
* - DMA2_IT_GL1: DMA2 Channel1 global interrupt.
* - DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
* - DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
* - DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
* - DMA2_IT_GL2: DMA2 Channel2 global interrupt.
* - DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
* - DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
* - DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
* - DMA2_IT_GL3: DMA2 Channel3 global interrupt.
* - DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
* - DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
* - DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
* - DMA2_IT_GL4: DMA2 Channel4 global interrupt.
* - DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
* - DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
* - DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
* - DMA2_IT_GL5: DMA2 Channel5 global interrupt.
* - DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
* - DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
* - DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
* Output : None
* Return : The new state of DMA_IT (SET or RESET).
*******************************************************************************/
ITStatus DMA_GetITStatus(u32 DMA_IT)
{
ITStatus bitstatus = RESET;
u32 tmpreg = 0;
/* Check the parameters */
assert_param(IS_DMA_GET_IT(DMA_IT));
/* Calculate the used DMA */
if ((DMA_IT & FLAG_Mask) != (u32)RESET)
{
/* Get DMA2 ISR register value */
tmpreg = DMA2->ISR ;
}
else
{
/* Get DMA1 ISR register value */
tmpreg = DMA1->ISR ;
}
/* Check the status of the specified DMA interrupt */
if ((tmpreg & DMA_IT) != (u32)RESET)
{
/* DMA_IT is set */
bitstatus = SET;
}
else
{
/* DMA_IT is reset */
bitstatus = RESET;
}
/* Return the DMA_IT status */
return bitstatus;
}
/*******************************************************************************
* Function Name : DMA_ClearITPendingBit
* Description : Clears the DMAy Channelx’s interrupt pending bits.
* Input : - DMA_IT: specifies the DMA interrupt pending bit to clear.
* This parameter can be any combination (for the same DMA) of
* the following values:
* - DMA1_IT_GL1: DMA1 Channel1 global interrupt.
* - DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
* - DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
* - DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
* - DMA1_IT_GL2: DMA1 Channel2 global interrupt.
* - DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
* - DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
* - DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
* - DMA1_IT_GL3: DMA1 Channel3 global interrupt.
* - DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
* - DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
* - DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
* - DMA1_IT_GL4: DMA1 Channel4 global interrupt.
* - DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
* - DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
* - DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
* - DMA1_IT_GL5: DMA1 Channel5 global interrupt.
* - DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
* - DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
* - DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
* - DMA1_IT_GL6: DMA1 Channel6 global interrupt.
* - DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
* - DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
* - DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
* - DMA1_IT_GL7: DMA1 Channel7 global interrupt.
* - DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
* - DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
* - DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
* - DMA2_IT_GL1: DMA2 Channel1 global interrupt.
* - DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
* - DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
* - DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
* - DMA2_IT_GL2: DMA2 Channel2 global interrupt.
* - DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
* - DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
* - DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
* - DMA2_IT_GL3: DMA2 Channel3 global interrupt.
* - DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
* - DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
* - DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
* - DMA2_IT_GL4: DMA2 Channel4 global interrupt.
* - DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
* - DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
* - DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
* - DMA2_IT_GL5: DMA2 Channel5 global interrupt.
* - DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
* - DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
* - DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
* Output : None
* Return : None
*******************************************************************************/
void DMA_ClearITPendingBit(u32 DMA_IT)
{
/* Check the parameters */
assert_param(IS_DMA_CLEAR_IT(DMA_IT));
/* Calculate the used DMA */
if ((DMA_IT & FLAG_Mask) != (u32)RESET)
{
/* Clear the selected DMA interrupt pending bits */
DMA2->IFCR = DMA_IT;
}
else
{
/* Clear the selected DMA interrupt pending bits */
DMA1->IFCR = DMA_IT;
}
}
/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
|
