1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/**
* @file rcc.c
*
* @brief Implements pretty much only the basic clock setup on the maple,
* exposes a handful of clock enable/disable and peripheral reset commands.
*/
#include "libmaple.h"
#include "flash.h"
#include "rcc.h"
static void set_ahb_prescaler(uint32 divider) {
uint32 cfgr = __read(RCC_CFGR);
cfgr &= ~HPRE;
switch (divider) {
case SYSCLK_DIV_1:
cfgr |= SYSCLK_DIV_1;
break;
default:
ASSERT(0);
}
__write(RCC_CFGR, cfgr);
}
static void set_apb1_prescaler(uint32 divider) {
uint32 cfgr = __read(RCC_CFGR);
cfgr &= ~PPRE1;
switch (divider) {
case HCLK_DIV_2:
cfgr |= HCLK_DIV_2;
break;
default:
ASSERT(0);
}
__write(RCC_CFGR, cfgr);
}
static void set_apb2_prescaler(uint32 divider) {
uint32 cfgr = __read(RCC_CFGR);
cfgr &= ~PPRE2;
switch (divider) {
case HCLK_DIV_1:
cfgr |= HCLK_DIV_1;
break;
default:
ASSERT(0);
}
__write(RCC_CFGR, cfgr);
}
/* FIXME: magic numbers */
static void pll_init(void) {
uint32 cfgr;
cfgr = __read(RCC_CFGR);
cfgr &= (~PLLMUL | PLL_INPUT_CLK_HSE);
/* pll multiplier 9, input clock hse */
__write(RCC_CFGR, cfgr | PLL_MUL_9 | PLL_INPUT_CLK_HSE);
/* enable pll */
__set_bits(RCC_CR, PLLON);
while(!__get_bits(RCC_CR, PLLRDY)) {
asm volatile("nop");
}
/* select pll for system clock source */
cfgr = __read(RCC_CFGR);
cfgr &= ~RCC_CFGR_SWS;
__write(RCC_CFGR, cfgr | RCC_CFGR_SWS_PLL);
while (__get_bits(RCC_CFGR, 0x00000008) != 0x8) {
asm volatile("nop");
}
}
static void hse_init(void) {
__set_bits(RCC_CR, HSEON);
while (!HSERDY) {
asm volatile("nop");
}
}
void rcc_init(void) {
hse_init();
/* Leave this here for now... */
/* Enable Prefetch Buffer */
flash_enable_prefetch();
/* Flash 2 wait state */
flash_set_latency();
set_ahb_prescaler(SYSCLK_DIV_1);
set_apb1_prescaler(HCLK_DIV_2);
set_apb2_prescaler(HCLK_DIV_1);
pll_init();
}
void rcc_set_adc_prescaler(uint32 divider) {
uint32 cfgr = __read(RCC_CFGR);
cfgr &= ~ADCPRE;
__write(RCC_CFGR, cfgr | PCLK2_DIV_2);
}
|
