diff options
author | Marti Bolivar <mbolivar@leaflabs.com> | 2011-05-13 17:44:46 -0400 |
---|---|---|
committer | Marti Bolivar <mbolivar@leaflabs.com> | 2011-05-13 20:10:37 -0400 |
commit | 03ad1753053f6fc8a46d88bf20c6690619e1d54d (patch) | |
tree | b6a447df70e3d6c1a2091860ec440baeb96e9a8d | |
parent | 2b5547a2adfdb5c8c6d7a61b03f0fa81c336d046 (diff) | |
download | librambutan-03ad1753053f6fc8a46d88bf20c6690619e1d54d.tar.gz librambutan-03ad1753053f6fc8a46d88bf20c6690619e1d54d.zip |
Docs: Removing note about cutting the Maple's NJTRST<->NRST trace.
Worried about the possibility of an attractive nuisance.
-rw-r--r-- | docs/source/hardware/maple-ret6.rst | 8 | ||||
-rw-r--r-- | docs/source/hardware/maple.rst | 10 |
2 files changed, 8 insertions, 10 deletions
diff --git a/docs/source/hardware/maple-ret6.rst b/docs/source/hardware/maple-ret6.rst index 1f3a656..d6a7c0e 100644 --- a/docs/source/hardware/maple-ret6.rst +++ b/docs/source/hardware/maple-ret6.rst @@ -279,10 +279,10 @@ This section lists known issues and warnings for the Maple RET6 Edition. the board's built-in LED; this is the same GPIO bit which is connected to the DAC's channel 2 output. -* **Reset and NJTRST tied together**: The MCU's reset pin is tied to - PB4, the NJTRST (JTAG reset) pin, which is pin 43. Thus, attempting - to use pin 43 as a GPIO will reset your board (and also prevents the - JTAG "reset halt" command from working properly). +* **Reset and NJTRST tied together**: The MCU's reset pin is connected + to PB4, the NJTRST (JTAG reset) pin, which is pin 43. Thus, + attempting to use pin 43 as a GPIO will reset your board (and also + prevents the JTAG "reset halt" command from working properly). Recommended Reading ------------------- diff --git a/docs/source/hardware/maple.rst b/docs/source/hardware/maple.rst index 2ae1c30..d0434ab 100644 --- a/docs/source/hardware/maple.rst +++ b/docs/source/hardware/maple.rst @@ -322,12 +322,10 @@ Rev 5 from its silkscreen. This mistake was fixed in later manufacturing runs. -* **Reset and NJTRST tied together**: The MCU's reset pin is tied to - PB4, the NJTRST pin, which is pin 43. Thus, attempting to use pin - 43 as a GPIO will reset your board (and also prevents the JTAG - "reset halt") command from working properly. It's possible to cut - the trace, but doing so will damage your board, so we *do not - recommend it* unless you're very sure about what you're doing. +* **Reset and NJTRST tied together**: The MCU's reset pin is connected + to PB4, the NJTRST pin, which is pin 43. Thus, attempting to use + pin 43 as a GPIO will reset your board (and also prevents the JTAG + "reset halt") command from working properly. Rev 3 ~~~~~ |