blob: 3b12d98718e21e981418935b2f98eff4856a2a1b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
project = project
top_module = main
vendor = xilinx
# This is the chipset from the Xilinx SP605 dev board
family = spartan6
device = xc6slx45t
speedgrade = -3
device_package = fgg484
part = $(device)$(speedgrade)-$(device_package)
# is this build host 64 or 32 bits?
hostbits = 64
iseenv= /opt/Xilinx/14.3/ISE_DS/
vfiles = ./hdl/*.v
tbfiles = ./tb/*.v
xilinx_cores =
include ./contrib/xilinx.mk
|
