blob: fb70c09f72c5b3e5badbb11d9cf9ceaea16f19e4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
project = project
top_module = project
vendor = xilinx
# This is the chipset from the Xilinx SP605 dev board
family = spartan6
part = xc6slx45t-3-fgg484
# is this build host 64 or 32 bits?
hostbits = 64
iseenv= /opt/Xilinx/14.3/ISE_DS/
vfiles = ./hdl/project.v
tbfiles = ./tb/tb.v
include ./contrib/xilinx.mk
|
