aboutsummaryrefslogtreecommitdiffstats
path: root/contrib/xula2
diff options
context:
space:
mode:
authorbryan newbold <bnewbold@leaflabs.com>2013-11-12 19:57:34 -0500
committerbryan newbold <bnewbold@leaflabs.com>2013-11-12 20:03:09 -0500
commit4782465ef5d08bd7e7a36085a3013ed379e90ec2 (patch)
treefe2deb9c67906aba6e7969e409bdcee40f064033 /contrib/xula2
parentf155faea835fff5b953777d97ab73ca76696fbe3 (diff)
downloadbasic-hdl-template-4782465ef5d08bd7e7a36085a3013ed379e90ec2.tar.gz
basic-hdl-template-4782465ef5d08bd7e7a36085a3013ed379e90ec2.zip
hack fix for bug with include ordering
There seems to be a problem with the default target being overriden when a board-specific file is included before xilinx.mk. Workaround is to include targets last.
Diffstat (limited to 'contrib/xula2')
-rw-r--r--contrib/xula2/settings.mk12
-rw-r--r--contrib/xula2/targets.mk (renamed from contrib/xula2/xula2.mk)12
2 files changed, 14 insertions, 10 deletions
diff --git a/contrib/xula2/settings.mk b/contrib/xula2/settings.mk
new file mode 100644
index 0000000..a185426
--- /dev/null
+++ b/contrib/xula2/settings.mk
@@ -0,0 +1,12 @@
+# xula2 device-specific configuration variables
+# put targets in targets.mk, not this file
+
+board := xula2
+family := spartan6
+device := XC6SLX25
+speedgrade := -2
+device_package := ftg256
+bitconf_file := ./contrib/xula2/xula2.bitconf
+ucf_file := ./contrib/xula2/xula2.ucf
+opt_file := ./contrib/default.opt
+
diff --git a/contrib/xula2/xula2.mk b/contrib/xula2/targets.mk
index 681fe38..ec941be 100644
--- a/contrib/xula2/xula2.mk
+++ b/contrib/xula2/targets.mk
@@ -1,16 +1,8 @@
-# xula2 device-specific configuration variables and make targets
+# xula2 device-specific configuration make targets.
+# put variables in settings.mk, not this file.
.PHONY: prog prog_flash
-board := xula2
-family := spartan6
-device := XC6SLX25
-speedgrade := -2
-device_package := ftg256
-bitconf_file := ./contrib/xula2/xula2.bitconf
-ucf_file := ./contrib/xula2/xula2.ucf
-opt_file := ./contrib/default.opt
-
# This target uploads directly to the FPGA; volatile
prog: build/$(project).bit
# First ensure that xsload.py is installed