aboutsummaryrefslogtreecommitdiffstats
path: root/Makefile
diff options
context:
space:
mode:
authorbryan newbold <bnewbold@leaflabs.com>2013-10-08 23:48:29 -0400
committerbryan newbold <bnewbold@leaflabs.com>2013-10-08 23:48:29 -0400
commit40affb5169e1d30f25a0906acb56f2cbbb74b51f (patch)
tree55988758f3f53c3cf5dc445392a71f864510d459 /Makefile
parent3b13cb7d690ba1891f008d2905fcfb36049c71ff (diff)
downloadbasic-hdl-template-40affb5169e1d30f25a0906acb56f2cbbb74b51f.tar.gz
basic-hdl-template-40affb5169e1d30f25a0906acb56f2cbbb74b51f.zip
basic rot13 UART demo working
Diffstat (limited to 'Makefile')
-rw-r--r--Makefile1
1 files changed, 1 insertions, 0 deletions
diff --git a/Makefile b/Makefile
index 039004f..b7bbe6b 100644
--- a/Makefile
+++ b/Makefile
@@ -27,6 +27,7 @@ iseenv := /opt/Xilinx/14.3/ISE_DS/
# list all .v files explicitly with verilog_files (no hdl/*.v business)
verilog_files := hdl/$(top_module)_$(board).v
verilog_files += hdl/rot13.v
+verilog_files += hdl/simple_uart.v
#verilog_files += hdl/yours.v
tbfiles := tb/rot13_tb.v