aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorbryan newbold <bnewbold@leaflabs.com>2013-11-12 18:25:21 -0500
committerbryan newbold <bnewbold@leaflabs.com>2013-11-12 18:27:08 -0500
commit03e710c5a2e75b889550f06852e87c2f869ea152 (patch)
treebf06568cce33f04439fc2db179052f86160f7cb7
parent3a8d5749a393b1a8b462ec5babf757d693419393 (diff)
downloadbasic-hdl-template-03e710c5a2e75b889550f06852e87c2f869ea152.zip
basic-hdl-template-03e710c5a2e75b889550f06852e87c2f869ea152.tar.gz
fix typos revealed by going through QUICK_START
-rw-r--r--COPYING3
-rw-r--r--README10
-rwxr-xr-x[-rw-r--r--]contrib/QUICK_START.txt0
3 files changed, 10 insertions, 3 deletions
diff --git a/COPYING b/COPYING
new file mode 100644
index 0000000..3aeb771
--- /dev/null
+++ b/COPYING
@@ -0,0 +1,3 @@
+
+Put your project licensing information in this file!
+
diff --git a/README b/README
index e303770..ff2aad0 100644
--- a/README
+++ b/README
@@ -1,5 +1,5 @@
-* * < DELTEME > * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
+* * * DELETE ME * * * * * * * DELETE ME * * * * * * * DELETE ME * * * * * * * *
This folder contains a template Verilog/VHDL HDL project with a basic build
system for using the Xilinx ISE toolchain to target FPGAs.
@@ -10,11 +10,15 @@ minimum you will need to copy ./contrib/Makefile.example to ./Makefile.
Hint: search this file for "<board>"
-* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
+^ ^ ^ DELETE ME ^ ^ ^ ^ ^ ^ ^ DELETE ME ^ ^ ^ ^ ^ ^ ^ DELETE ME ^ ^ ^ ^ ^ ^ ^ ^
== About =====================================================================
-<fill this part in>
+
+
+ <<<<fill this part in>>>>
+
+
See COPYING for copyright and licensing information.
diff --git a/contrib/QUICK_START.txt b/contrib/QUICK_START.txt
index 852f11c..852f11c 100644..100755
--- a/contrib/QUICK_START.txt
+++ b/contrib/QUICK_START.txt