

# ZYNQ™-7000 ALL PROGRAMMABLE SoCs



		Zynq™-7000 All Programmable SoC											
		Z-7010		Z-7020		Z-7030		Z-7045		Z-7100			
		XC7Z010		XC7Z020		XC7Z030		XC7Z045		XC7Z100			
Processing System	Processor Core	Dual ARM® Cortex™-A9 MPCore™ with CoreSight™											
	Processor Extensions	NEON™ & Single / Double Precision Floating Point for each processor											
	Maximum Frequency	800 MHz					Up to 1 GHz <sup>(1)</sup>						
	L1 Cache	32 KB Instruction, 32 KB Data per processor											
	L2 Cache	512 KB											
	On-Chip Memory	256 KB											
	External Memory Support <sup>(2)</sup>	DDR3, DDR3L, DDR2, LPDDR2											
	External Static Memory Support <sup>(2)</sup>	2x Quad-SPI, NAND, NOR											
	DMA Channels	8 (4 dedicated to Programmable Logic)											
	Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO											
Peripherals w/ built-in DMA <sup>(2)</sup>	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO												
Security <sup>(3)</sup>	RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot												
Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)		2x AXI 32b Master, 2x AXI 32b Slave, 4x AXI 64b/32b Memory, AXI 64b ACP, 16 Interrupts											
Programmable Logic	Xilinx 7 Series Programmable Logic Equivalent	Artix™-7 FPGA		Artix™-7 FPGA		Kintex™-7 FPGA		Kintex™-7 FPGA		Kintex™-7 FPGA			
	Programmable Logic Cells (Approximate ASIC Gates <sup>(4)</sup> )	28K Logic Cells (~430K)		85K Logic Cells (~1.3M)		125K Logic Cells (~1.9M)		350K Logic Cells (~5.2M)		444K Logic Cells (~6.6M)			
	Look-Up Tables (LUTs)	17,600		53,200		78,600		218,600		277,400			
	Flip-Flops	35,200		106,400		157,200		437,200		554,800			
	Extensible Block RAM (# 36 Kb Blocks)	240 KB (60)		560 KB (140)		1,060 KB (265)		2,180 KB (545)		3,020 KB (755)			
	Programmable DSP Slices (18x25 MACCs)	80		220		400		900		2,020			
	Peak DSP Performance (Symmetric FIR)	100 GMACs		276 GMACs		593 GMACs		1,334 GMACs		2,622 GMACs			
	PCI Express® (Root Complex or Endpoint)	—		—		Gen2 x4		Gen2 x8		Gen2 x8			
	Analog Mixed Signal (AMS) / XADC <sup>(2)</sup>	2x 12 bit, MSPS ADCs with up to 17 Differential Inputs											
	Security <sup>(3)</sup>	AES and SHA 256b Decryption and Authentication for Secure Programmable Logic Configuration											
Speed Grades	Commercial (0C to 85C)	-1										-1	
	Extended (0C to 100C)	-2, -3										N/A	
	Industrial (-40C to 100C)	-1, -2										-1, -2	
Packages	Package Type <sup>(5)</sup>	CLG225 <sup>(1)</sup>	CLG400	CLG400	CLG484	FBG484	FBG676	FFG676	FBG676	FFG676	FFG900	FFG900	FFG1156
	Size (mm)	13x13	17x17	17x17	19x19	23x23	27x27	27x27	27x27	27x27	31x31	31x31	35x35
	Pitch (mm)	0.8	0.8	0.8	0.8	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
	Processing System User I/Os (excludes DDR dedicated I/Os) <sup>(6)</sup>	32	54	54	54	54	54	54	54	54	54	54	54
	Multi-Standards and Multi-Voltage SelectIO™ Interfaces (1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V)	54	100	125	200	100	100	100	100	100	212	212	250
	Multi-Standards and Multi-Voltage High Performance SelectIO Interfaces (1.2V, 1.35V, 1.5V, 1.8V)	—	—	—	—	63	150	150	150	150	150	150	150
	Serial Transceivers	—	—	—	—	4	4	4	8	8	16	16	16
	Maximum Transceiver Speed (Speed Grade Dependent)	N/A	N/A	N/A	N/A	6.6 Gb/s	6.6 Gb/s	12.5 Gb/s	6.6 Gb/s	12.5 Gb/s	12.5 Gb/s	10.3 Gb/s	10.3 Gb/s

XMP087 (v1.7)

- Notes: 1. 1 GHz processor frequency is available only for -3 speedgrades for devices in FlipChip packages. Please see the data sheet for more details.  
 2. Z-7010 in CLG225 has restrictions on PS peripherals, Memory interfaces and I/Os. Please refer to the Technical Reference Manual for more details.  
 3. Security block is shared by the Processing System and the Programmable Logic.  
 4. Equivalent ASIC gate count is dependent of the function implemented. The assumption is 1 Logic Cell = ~15 ASIC Gates.  
 5. Devices in the same package are pin-to-pin compatible. FBG676 and FFG676 are also pin-to-pin compatible.  
 6. Static memory interface combined with the usage of many peripherals could require more than 54 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface.

Preliminary product information. Subject to change. Please contact your Xilinx representative for the latest information.

Important: Verify all data in this document with the device data sheets found at [www.xilinx.com](http://www.xilinx.com)