1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
|
/*****************************************************************************
** FILE NAME : ifxusb_plat.h
** PROJECT : IFX USB sub-system V3
** MODULES : IFX USB sub-system Host and Device driver
** SRC VERSION : 1.0
** DATE : 1/Jan/2009
** AUTHOR : Chen, Howard
** DESCRIPTION : This file contains the Platform Specific constants, interfaces
** (functions and macros).
** FUNCTIONS :
** COMPILER : gcc
** REFERENCE : IFX hardware ref handbook for each plateforms
** COPYRIGHT :
** Version Control Section **
** $Author$
** $Date$
** $Revisions$
** $Log$ Revision history
*****************************************************************************/
/*!
\defgroup IFXUSB_PLATEFORM_DEFINITION Platform Specific constants, interfaces (functions and macros).
\ingroup IFXUSB_DRIVER_V3
\brief Maintain plateform specific definitions and macros in this file.
Each plateform has its own definition zone.
*/
/*!
\defgroup IFXUSB_PLATEFORM_MEM_ADDR Definition of memory address and size and default parameters
\ingroup IFXUSB_PLATEFORM_DEFINITION
*/
/*!
\defgroup IFXUSB_DBG_ROUTINE Routines for debug message
\ingroup IFXUSB_PLATEFORM_DEFINITION
*/
/*! \file ifxusb_plat.h
\ingroup IFXUSB_DRIVER_V3
\brief This file contains the Platform Specific constants, interfaces (functions and macros).
*/
#if !defined(__IFXUSB_PLAT_H__)
#define __IFXUSB_PLAT_H__
#include <linux/types.h>
#include <linux/slab.h>
#include <linux/list.h>
#include <linux/delay.h>
#include <asm/io.h>
#define IFXUSB_IOMEM_SIZE 0x00001000
#define IFXUSB_FIFOMEM_SIZE 0x00010000
#define IFXUSB_FIFODBG_SIZE 0x00020000
/*!
\addtogroup IFXUSB_PLATEFORM_MEM_ADDR
*/
/*@{*/
#if defined(__UEIP__)
#if defined(__IS_TWINPASS__) || defined(__IS_DANUBE__)
// #define IFXUSB_IRQ 54
#define IFXUSB_IOMEM_BASE 0x1e101000
#define IFXUSB_FIFOMEM_BASE 0x1e120000
#define IFXUSB_FIFODBG_BASE 0x1e140000
// #define IFXUSB_OC_IRQ 151
#ifndef DANUBE_RCU_BASE_ADDR
#define DANUBE_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef DANUBE_CGU
#define DANUBE_CGU (0xBF103000)
#endif
#ifndef DANUBE_CGU_IFCCR
#define DANUBE_CGU_IFCCR ((volatile unsigned long *)(DANUBE_CGU+ 0x0018))
#endif
#ifndef DANUBE_PMU
#define DANUBE_PMU (KSEG1+0x1F102000)
#endif
#ifndef DANUBE_PMU_PWDCR
#define DANUBE_PMU_PWDCR ((volatile unsigned long *)(DANUBE_PMU+0x001C))
#endif
#ifndef DANUBE_GPIO_P0_OUT
#define DANUBE_GPIO_P0_OUT (0xBF103000+0x10)
#define DANUBE_GPIO_P0_DIR (0xBF103000+0x18)
#define DANUBE_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define DANUBE_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define DANUBE_GPIO_P0_OD (0xBF103000+0x24)
#define DANUBE_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define DANUBE_GPIO_P0_PUDEN (0xBF103000+0x30)
#define DANUBE_GPIO_P1_OUT (0xBF103000+0x40)
#define DANUBE_GPIO_P1_DIR (0xBF103000+0x48)
#define DANUBE_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define DANUBE_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define DANUBE_GPIO_P1_OD (0xBF103000+0x54)
#define DANUBE_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define DANUBE_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define DANUBE_RCU_USBCFG ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x18))
#define DANUBE_RCU_RESET ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x10))
#define DANUBE_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define DANUBE_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define DANUBE_USBCFG_SLV_END_BIT 9 // 0:little_end, 1:big_end
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4
#define default_param_turn_around_time_fs 4
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 640
#define default_param_nperio_tx_fifo_size 640
#define default_param_perio_tx_fifo_size 768
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 1024
#define default_param_nperio_tx_fifo_size 1016
#define default_param_perio_tx_fifo_size_01 8
#else
#define default_param_rx_fifo_size 1024
#define default_param_nperio_tx_fifo_size 1024
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_AMAZON_SE__)
//#include <asm/amazon_se/amazon_se.h>
//#include <asm/amazon_se/irq.h>
// #define IFXUSB_IRQ 31
#define IFXUSB_IOMEM_BASE 0x1e101000
#define IFXUSB_FIFOMEM_BASE 0x1e120000
#define IFXUSB_FIFODBG_BASE 0x1e140000
// #define IFXUSB_OC_IRQ 20
#ifndef AMAZON_SE_RCU_BASE_ADDR
#define AMAZON_SE_RCU_BASE_ADDR (0xBF203000)
#endif
#define AMAZON_SE_RCU_USBCFG ((volatile unsigned long *)(AMAZON_SE_RCU_BASE_ADDR + 0x18))
#define AMAZON_SE_RCU_RESET ((volatile unsigned long *)(AMAZON_SE_RCU_BASE_ADDR + 0x10))
#define AMAZON_SE_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define AMAZON_SE_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define AMAZON_SE_USBCFG_SLV_END_BIT 9 // 0:little_end, 1:big_end
#ifndef AMAZON_SE_GPIO_P0_OUT
#define AMAZON_SE_GPIO_P0_OUT (0xBF103000+0x10)
#define AMAZON_SE_GPIO_P0_DIR (0xBF103000+0x18)
#define AMAZON_SE_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define AMAZON_SE_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define AMAZON_SE_GPIO_P0_OD (0xBF103000+0x24)
#define AMAZON_SE_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define AMAZON_SE_GPIO_P0_PUDEN (0xBF103000+0x30)
#define AMAZON_SE_GPIO_P1_OUT (0xBF103000+0x40)
#define AMAZON_SE_GPIO_P1_DIR (0xBF103000+0x48)
#define AMAZON_SE_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define AMAZON_SE_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define AMAZON_SE_GPIO_P1_OD (0xBF103000+0x54)
#define AMAZON_SE_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define AMAZON_SE_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#ifndef AMAZON_SE_CGU
#define AMAZON_SE_CGU (0xBF103000)
#endif
#ifndef AMAZON_SE_CGU_IFCCR
#define AMAZON_SE_CGU_IFCCR ((volatile unsigned long *)(AMAZON_SE_CGU+ 0x0018))
#endif
#ifndef AMAZON_SE_PMU
#define AMAZON_SE_PMU (KSEG1+0x1F102000)
#endif
#ifndef AMAZON_SE_PMU_PWDCR
#define AMAZON_SE_PMU_PWDCR ((volatile unsigned long *)(AMAZON_SE_PMU+0x001C))
#endif
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4 //(NoChange)
#define default_param_turn_around_time_fs 4 //(NoChange)
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 248
#define default_param_perio_tx_fifo_size_01 8
#else
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 256
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_AR9__)
// #define IFXUSB1_IRQ 54
#define IFXUSB1_IOMEM_BASE 0x1E101000
#define IFXUSB1_FIFOMEM_BASE 0x1E120000
#define IFXUSB1_FIFODBG_BASE 0x1E140000
// #define IFXUSB2_IRQ 83
#define IFXUSB2_IOMEM_BASE 0x1E106000
#define IFXUSB2_FIFOMEM_BASE 0x1E1E0000
#define IFXUSB2_FIFODBG_BASE 0x1E1C0000
// #define IFXUSB_OC_IRQ 60
#ifndef AR9_RCU_BASE_ADDR
#define AR9_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef AR9_CGU
#define AR9_CGU (0xBF103000)
#endif
#ifndef AR9_CGU_IFCCR
#define AR9_CGU_IFCCR ((volatile unsigned long *)(AR9_CGU+ 0x0018))
#endif
#ifndef AR9_PMU
#define AR9_PMU (KSEG1+0x1F102000)
#endif
#ifndef AR9_PMU_PWDCR
#define AR9_PMU_PWDCR ((volatile unsigned long *)(AR9_PMU+0x001C))
#endif
#ifndef AR9_GPIO_P0_OUT
#define AR9_GPIO_P0_OUT (0xBF103000+0x10)
#define AR9_GPIO_P0_DIR (0xBF103000+0x18)
#define AR9_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define AR9_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define AR9_GPIO_P0_OD (0xBF103000+0x24)
#define AR9_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define AR9_GPIO_P0_PUDEN (0xBF103000+0x30)
#define AR9_GPIO_P1_OUT (0xBF103000+0x40)
#define AR9_GPIO_P1_DIR (0xBF103000+0x48)
#define AR9_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define AR9_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define AR9_GPIO_P1_OD (0xBF103000+0x54)
#define AR9_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define AR9_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define AR9_RCU_USB1CFG ((volatile unsigned long *)(AR9_RCU_BASE_ADDR + 0x18))
#define AR9_RCU_USB2CFG ((volatile unsigned long *)(AR9_RCU_BASE_ADDR + 0x34))
#define AR9_RCU_USBRESET ((volatile unsigned long *)(AR9_RCU_BASE_ADDR + 0x10))
#define AR9_USBCFG_ARB 7 //
#define AR9_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define AR9_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define AR9_USBCFG_SLV_END_BIT 17 // 0:little_end, 1:big_end
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4 //(NoChange)
#define default_param_turn_around_time_fs 4 //(NoChange)
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 256
// #define default_param_nperio_tx_fifo_size 248
// #define default_param_perio_tx_fifo_size_01 8
#define default_param_nperio_tx_fifo_size 252
#define default_param_perio_tx_fifo_size_01 4
#else
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 256
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_VR9__)
// #define IFXUSB1_IRQ 54
#define IFXUSB1_IOMEM_BASE 0x1E101000
#define IFXUSB1_FIFOMEM_BASE 0x1E120000
#define IFXUSB1_FIFODBG_BASE 0x1E140000
// #define IFXUSB2_IRQ 83
#define IFXUSB2_IOMEM_BASE 0x1E106000
#define IFXUSB2_FIFOMEM_BASE 0x1E1E0000
#define IFXUSB2_FIFODBG_BASE 0x1E1C0000
// #define IFXUSB_OC_IRQ 60
#ifndef VR9_RCU_BASE_ADDR
#define VR9_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef VR9_CGU
#define VR9_CGU (0xBF103000)
#endif
#ifndef VR9_CGU_IFCCR
#define VR9_CGU_IFCCR ((volatile unsigned long *)(VR9_CGU+ 0x0018))
#endif
#ifndef VR9_PMU
#define VR9_PMU (KSEG1+0x1F102000)
#endif
#ifndef VR9_PMU_PWDCR
#define VR9_PMU_PWDCR ((volatile unsigned long *)(VR9_PMU+0x001C))
#endif
#ifndef VR9_GPIO_P0_OUT
#define VR9_GPIO_P0_OUT (0xBF103000+0x10)
#define VR9_GPIO_P0_DIR (0xBF103000+0x18)
#define VR9_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define VR9_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define VR9_GPIO_P0_OD (0xBF103000+0x24)
#define VR9_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define VR9_GPIO_P0_PUDEN (0xBF103000+0x30)
#define VR9_GPIO_P1_OUT (0xBF103000+0x40)
#define VR9_GPIO_P1_DIR (0xBF103000+0x48)
#define VR9_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define VR9_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define VR9_GPIO_P1_OD (0xBF103000+0x54)
#define VR9_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define VR9_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define VR9_RCU_USB1CFG ((volatile unsigned long *)(VR9_RCU_BASE_ADDR + 0x18))
#define VR9_RCU_USB2CFG ((volatile unsigned long *)(VR9_RCU_BASE_ADDR + 0x34))
#define VR9_RCU_USB_ANA_CFG1A ((volatile unsigned long *)(AR9_RCU_BASE_ADDR + 0x38))
#define VR9_RCU_USB_ANA_CFG1B ((volatile unsigned long *)(AR9_RCU_BASE_ADDR + 0x3C))
#define VR9_RCU_USBRESET ((volatile unsigned long *)(VR9_RCU_BASE_ADDR + 0x10))
#define VR9_RCU_USBRESET2 ((volatile unsigned long *)(VR9_RCU_BASE_ADDR + 0x48))
#define VR9_USBCFG_ARB 7 //
#define VR9_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define VR9_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define VR9_USBCFG_SLV_END_BIT 9 // 0:little_end, 1:big_end
/*== AVM/BC 20101220 Workaround VR9 DMA burst size ==
* Using 2 Devices in diferent ports cause a general USB Host Error.
* Workaround found in UGW4.3
*/
// #define default_param_dma_burst_size 4 //(ALL)
//WA for AHB
#define default_param_dma_burst_size 0 //(ALL)
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 6 //(NoChange) snpsid >= 0x4f54260a
#define default_param_turn_around_time_fs 6 //(NoChange) snpsid >= 0x4f54260a
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#if 0
#define default_param_rx_fifo_size 256
#define default_param_tx_fifo_size_00 -1
#define default_param_tx_fifo_size_01 -1
#define default_param_tx_fifo_size_02 -1
#else
#define default_param_rx_fifo_size 256
#define default_param_tx_fifo_size_00 32
#define default_param_tx_fifo_size_01 200
#define default_param_tx_fifo_size_02 8
#endif
#define default_param_tx_fifo_size_03 -1
#define default_param_tx_fifo_size_04 -1
#define default_param_tx_fifo_size_05 -1
#define default_param_tx_fifo_size_06 -1
#define default_param_tx_fifo_size_07 -1
#define default_param_tx_fifo_size_08 -1
#define default_param_tx_fifo_size_09 -1
#define default_param_tx_fifo_size_10 -1
#define default_param_tx_fifo_size_11 -1
#define default_param_tx_fifo_size_12 -1
#define default_param_tx_fifo_size_13 -1
#define default_param_tx_fifo_size_14 -1
#define default_param_tx_fifo_size_15 -1
#define default_param_dma_unalgned_tx -1
#define default_param_dma_unalgned_rx -1
#define default_param_thr_ctl -1
#define default_param_tx_thr_length -1
#define default_param_rx_thr_length -1
#endif //__IS_DEVICE__
#else // __IS_VR9__
#error "Please choose one platform!!"
#endif // __IS_VR9__
#else //UEIP
#if defined(__IS_TWINPASS__) || defined(__IS_DANUBE__)
// #define IFXUSB_IRQ 54
#define IFXUSB_IOMEM_BASE 0x1e101000
#define IFXUSB_FIFOMEM_BASE 0x1e120000
#define IFXUSB_FIFODBG_BASE 0x1e140000
// #define IFXUSB_OC_IRQ 151
#ifndef DANUBE_RCU_BASE_ADDR
#define DANUBE_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef DANUBE_CGU
#define DANUBE_CGU (0xBF103000)
#endif
#ifndef DANUBE_CGU_IFCCR
#define DANUBE_CGU_IFCCR ((volatile unsigned long *)(DANUBE_CGU+ 0x0018))
#endif
#ifndef DANUBE_PMU
#define DANUBE_PMU (KSEG1+0x1F102000)
#endif
#ifndef DANUBE_PMU_PWDCR
#define DANUBE_PMU_PWDCR ((volatile unsigned long *)(DANUBE_PMU+0x001C))
#endif
#ifndef DANUBE_GPIO_P0_OUT
#define DANUBE_GPIO_P0_OUT (0xBF103000+0x10)
#define DANUBE_GPIO_P0_DIR (0xBF103000+0x18)
#define DANUBE_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define DANUBE_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define DANUBE_GPIO_P0_OD (0xBF103000+0x24)
#define DANUBE_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define DANUBE_GPIO_P0_PUDEN (0xBF103000+0x30)
#define DANUBE_GPIO_P1_OUT (0xBF103000+0x40)
#define DANUBE_GPIO_P1_DIR (0xBF103000+0x48)
#define DANUBE_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define DANUBE_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define DANUBE_GPIO_P1_OD (0xBF103000+0x54)
#define DANUBE_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define DANUBE_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define DANUBE_RCU_USBCFG ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x18))
#define DANUBE_RCU_RESET ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x10))
#define DANUBE_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define DANUBE_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define DANUBE_USBCFG_SLV_END_BIT 9 // 0:little_end, 1:big_end
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4 //(NoChange)
#define default_param_turn_around_time_fs 4 //(NoChange)
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 640
#define default_param_nperio_tx_fifo_size 640
#define default_param_perio_tx_fifo_size 768
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 1024
#define default_param_nperio_tx_fifo_size 1016
#define default_param_perio_tx_fifo_size_01 8
#else
#define default_param_rx_fifo_size 1024
#define default_param_nperio_tx_fifo_size 1024
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_AMAZON_SE__)
#include <asm/amazon_se/amazon_se.h>
//#include <asm/amazon_se/irq.h>
// #define IFXUSB_IRQ 31
#define IFXUSB_IOMEM_BASE 0x1e101000
#define IFXUSB_FIFOMEM_BASE 0x1e120000
#define IFXUSB_FIFODBG_BASE 0x1e140000
// #define IFXUSB_OC_IRQ 20
#define AMAZON_SE_RCU_USBCFG ((volatile unsigned long *)(AMAZON_SE_RCU_BASE_ADDR + 0x18))
#define AMAZON_SE_RCU_RESET ((volatile unsigned long *)(AMAZON_SE_RCU_BASE_ADDR + 0x10))
#define AMAZON_SE_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define AMAZON_SE_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define AMAZON_SE_USBCFG_SLV_END_BIT 9 // 0:little_end, 1:big_end
#ifndef AMAZON_SE_GPIO_P0_OUT
#define AMAZON_SE_GPIO_P0_OUT (0xBF103000+0x10)
#define AMAZON_SE_GPIO_P0_DIR (0xBF103000+0x18)
#define AMAZON_SE_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define AMAZON_SE_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define AMAZON_SE_GPIO_P0_OD (0xBF103000+0x24)
#define AMAZON_SE_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define AMAZON_SE_GPIO_P0_PUDEN (0xBF103000+0x30)
#define AMAZON_SE_GPIO_P1_OUT (0xBF103000+0x40)
#define AMAZON_SE_GPIO_P1_DIR (0xBF103000+0x48)
#define AMAZON_SE_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define AMAZON_SE_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define AMAZON_SE_GPIO_P1_OD (0xBF103000+0x54)
#define AMAZON_SE_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define AMAZON_SE_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#ifndef AMAZON_SE_CGU
#define AMAZON_SE_CGU (0xBF103000)
#endif
#ifndef AMAZON_SE_CGU_IFCCR
#define AMAZON_SE_CGU_IFCCR ((volatile unsigned long *)(AMAZON_SE_CGU+ 0x0018))
#endif
#ifndef AMAZON_SE_PMU
#define AMAZON_SE_PMU (KSEG1+0x1F102000)
#endif
#ifndef AMAZON_SE_PMU_PWDCR
#define AMAZON_SE_PMU_PWDCR ((volatile unsigned long *)(AMAZON_SE_PMU+0x001C))
#endif
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4 //(NoChange)
#define default_param_turn_around_time_fs 4 //(NoChange)
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 248
#define default_param_perio_tx_fifo_size_01 8
#else
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 256
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_AR9__)
// #define IFXUSB1_IRQ 54
#define IFXUSB1_IOMEM_BASE 0x1E101000
#define IFXUSB1_FIFOMEM_BASE 0x1E120000
#define IFXUSB1_FIFODBG_BASE 0x1E140000
// #define IFXUSB2_IRQ 83
#define IFXUSB2_IOMEM_BASE 0x1E106000
#define IFXUSB2_FIFOMEM_BASE 0x1E1E0000
#define IFXUSB2_FIFODBG_BASE 0x1E1C0000
// #define IFXUSB_OC_IRQ 60
#ifndef AMAZON_S_RCU_BASE_ADDR
#define AMAZON_S_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef AMAZON_S_CGU
#define AMAZON_S_CGU (0xBF103000)
#endif
#ifndef AMAZON_S_CGU_IFCCR
#define AMAZON_S_CGU_IFCCR ((volatile unsigned long *)(AMAZON_S_CGU+ 0x0018))
#endif
#ifndef AMAZON_S_PMU
#define AMAZON_S_PMU (KSEG1+0x1F102000)
#endif
#ifndef AMAZON_S_PMU_PWDCR
#define AMAZON_S_PMU_PWDCR ((volatile unsigned long *)(AMAZON_S_PMU+0x001C))
#endif
#ifndef AMAZON_S_GPIO_P0_OUT
#define AMAZON_S_GPIO_P0_OUT (0xBF103000+0x10)
#define AMAZON_S_GPIO_P0_DIR (0xBF103000+0x18)
#define AMAZON_S_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define AMAZON_S_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define AMAZON_S_GPIO_P0_OD (0xBF103000+0x24)
#define AMAZON_S_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define AMAZON_S_GPIO_P0_PUDEN (0xBF103000+0x30)
#define AMAZON_S_GPIO_P1_OUT (0xBF103000+0x40)
#define AMAZON_S_GPIO_P1_DIR (0xBF103000+0x48)
#define AMAZON_S_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define AMAZON_S_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define AMAZON_S_GPIO_P1_OD (0xBF103000+0x54)
#define AMAZON_S_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define AMAZON_S_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define AMAZON_S_RCU_USB1CFG ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x18))
#define AMAZON_S_RCU_USB2CFG ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x34))
#define AMAZON_S_RCU_USBRESET ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x10))
#define AMAZON_S_USBCFG_ARB 7 //
#define AMAZON_S_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define AMAZON_S_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define AMAZON_S_USBCFG_SLV_END_BIT 17 // 0:little_end, 1:big_end
#define default_param_dma_burst_size 4
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 4 //(NoChange)
#define default_param_turn_around_time_fs 4 //(NoChange)
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#ifdef __DED_INTR__
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 248
#define default_param_perio_tx_fifo_size_01 8
#else
#define default_param_rx_fifo_size 256
#define default_param_nperio_tx_fifo_size 256
#define default_param_perio_tx_fifo_size_01 0
#endif
#define default_param_perio_tx_fifo_size_02 0
#define default_param_perio_tx_fifo_size_03 0
#define default_param_perio_tx_fifo_size_04 0
#define default_param_perio_tx_fifo_size_05 0
#define default_param_perio_tx_fifo_size_06 0
#define default_param_perio_tx_fifo_size_07 0
#define default_param_perio_tx_fifo_size_08 0
#define default_param_perio_tx_fifo_size_09 0
#define default_param_perio_tx_fifo_size_10 0
#define default_param_perio_tx_fifo_size_11 0
#define default_param_perio_tx_fifo_size_12 0
#define default_param_perio_tx_fifo_size_13 0
#define default_param_perio_tx_fifo_size_14 0
#define default_param_perio_tx_fifo_size_15 0
#endif //__IS_DEVICE__
#elif defined(__IS_VR9__)
// #define IFXUSB1_IRQ 54
#define IFXUSB1_IOMEM_BASE 0x1E101000
#define IFXUSB1_FIFOMEM_BASE 0x1E120000
#define IFXUSB1_FIFODBG_BASE 0x1E140000
// #define IFXUSB2_IRQ 83
#define IFXUSB2_IOMEM_BASE 0x1E106000
#define IFXUSB2_FIFOMEM_BASE 0x1E1E0000
#define IFXUSB2_FIFODBG_BASE 0x1E1C0000
// #define IFXUSB_OC_IRQ 60
#ifndef AMAZON_S_RCU_BASE_ADDR
#define AMAZON_S_RCU_BASE_ADDR (0xBF203000)
#endif
#ifndef AMAZON_S_CGU
#define AMAZON_S_CGU (0xBF103000)
#endif
#ifndef AMAZON_S_CGU_IFCCR
#define AMAZON_S_CGU_IFCCR ((volatile unsigned long *)(AMAZON_S_CGU+ 0x0018))
#endif
#ifndef AMAZON_S_PMU
#define AMAZON_S_PMU (KSEG1+0x1F102000)
#endif
#ifndef AMAZON_S_PMU_PWDCR
#define AMAZON_S_PMU_PWDCR ((volatile unsigned long *)(AMAZON_S_PMU+0x001C))
#endif
#ifndef AMAZON_S_GPIO_P0_OUT
#define AMAZON_S_GPIO_P0_OUT (0xBF103000+0x10)
#define AMAZON_S_GPIO_P0_DIR (0xBF103000+0x18)
#define AMAZON_S_GPIO_P0_ALTSEL0 (0xBF103000+0x1C)
#define AMAZON_S_GPIO_P0_ALTSEL1 (0xBF103000+0x20)
#define AMAZON_S_GPIO_P0_OD (0xBF103000+0x24)
#define AMAZON_S_GPIO_P0_PUDSEL (0xBF103000+0x2C)
#define AMAZON_S_GPIO_P0_PUDEN (0xBF103000+0x30)
#define AMAZON_S_GPIO_P1_OUT (0xBF103000+0x40)
#define AMAZON_S_GPIO_P1_DIR (0xBF103000+0x48)
#define AMAZON_S_GPIO_P1_ALTSEL0 (0xBF103000+0x4C)
#define AMAZON_S_GPIO_P1_ALTSEL1 (0xBF103000+0x50)
#define AMAZON_S_GPIO_P1_OD (0xBF103000+0x54)
#define AMAZON_S_GPIO_P1_PUDSEL (0xBF103000+0x5C)
#define AMAZON_S_GPIO_P1_PUDEN (0xBF103000+0x60)
#endif
#define AMAZON_S_RCU_USB1CFG ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x18))
#define AMAZON_S_RCU_USB2CFG ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x34))
#define AMAZON_S_RCU_USBRESET ((volatile unsigned long *)(AMAZON_S_RCU_BASE_ADDR + 0x10))
#define AMAZON_S_USBCFG_ARB 7 //
#define AMAZON_S_USBCFG_HDSEL_BIT 11 // 0:host, 1:device
#define AMAZON_S_USBCFG_HOST_END_BIT 10 // 0:little_end, 1:big_end
#define AMAZON_S_USBCFG_SLV_END_BIT 17 // 0:little_end, 1:big_end
#define default_param_dma_burst_size 4 //(ALL)
#define default_param_speed IFXUSB_PARAM_SPEED_HIGH
#define default_param_max_transfer_size -1 //(Max, hwcfg)
#define default_param_max_packet_count -1 //(Max, hwcfg)
#define default_param_phy_utmi_width 16
#define default_param_turn_around_time_hs 6 //(NoChange) snpsid >= 0x4f54260a
#define default_param_turn_around_time_fs 6 //(NoChange) snpsid >= 0x4f54260a
#define default_param_timeout_cal_hs -1 //(NoChange)
#define default_param_timeout_cal_fs -1 //(NoChange)
#define default_param_data_fifo_size -1 //(Max, hwcfg)
#ifdef __IS_HOST__
#define default_param_host_channels -1 //(Max, hwcfg)
#define default_param_rx_fifo_size 240
#define default_param_nperio_tx_fifo_size 240
#define default_param_perio_tx_fifo_size 32
#endif //__IS_HOST__
#ifdef __IS_DEVICE__
#define default_param_rx_fifo_size 256
#define default_param_tx_fifo_size_00 -1
#define default_param_tx_fifo_size_01 -1
#define default_param_tx_fifo_size_02 -1
#define default_param_tx_fifo_size_03 -1
#define default_param_tx_fifo_size_04 -1
#define default_param_tx_fifo_size_05 -1
#define default_param_tx_fifo_size_06 -1
#define default_param_tx_fifo_size_07 -1
#define default_param_tx_fifo_size_08 -1
#define default_param_tx_fifo_size_09 -1
#define default_param_tx_fifo_size_10 -1
#define default_param_tx_fifo_size_11 -1
#define default_param_tx_fifo_size_12 -1
#define default_param_tx_fifo_size_13 -1
#define default_param_tx_fifo_size_14 -1
#define default_param_tx_fifo_size_15 -1
#define default_param_dma_unalgned_tx -1
#define default_param_dma_unalgned_rx -1
#define default_param_thr_ctl -1
#define default_param_tx_thr_length -1
#define default_param_rx_thr_length -1
#endif //__IS_DEVICE__
#else // __IS_VR9__
#error "Please choose one platform!!"
#endif // __IS_VR9__
#endif //UEIP
/*@}*//*IFXUSB_PLATEFORM_MEM_ADDR*/
/////////////////////////////////////////////////////////////////////////
#ifdef __IS_HOST__
#ifdef CONFIG_USB_HOST_IFX_FORCE_USB11
#undef default_param_speed
#define default_param_speed IFXUSB_PARAM_SPEED_FULL
#endif
#endif
#ifdef __IS_DEVICE__
#ifndef CONFIG_USB_GADGET_DUALSPEED
#undef default_param_speed
#define default_param_speed IFXUSB_PARAM_SPEED_FULL
#endif
#endif
/////////////////////////////////////////////////////////////////////////
static __inline__ void UDELAY( const uint32_t _usecs )
{
udelay( _usecs );
}
static __inline__ void MDELAY( const uint32_t _msecs )
{
mdelay( _msecs );
}
static __inline__ void SPIN_LOCK( spinlock_t *_lock )
{
spin_lock(_lock);
}
static __inline__ void SPIN_UNLOCK( spinlock_t *_lock )
{
spin_unlock(_lock);
}
#define SPIN_LOCK_IRQSAVE( _l, _f ) \
{ \
spin_lock_irqsave(_l,_f); \
}
#define SPIN_UNLOCK_IRQRESTORE( _l,_f ) \
{ \
spin_unlock_irqrestore(_l,_f); \
}
/////////////////////////////////////////////////////////////////////////
/*!
\addtogroup IFXUSB_DBG_ROUTINE
*/
/*@{*/
#ifdef __IS_HOST__
extern uint32_t h_dbg_lvl;
#endif
#ifdef __IS_DEVICE__
extern uint32_t d_dbg_lvl;
#endif
/*! \brief When debug level has the DBG_CIL bit set, display CIL Debug messages. */
#define DBG_CIL (0x2)
/*! \brief When debug level has the DBG_CILV bit set, display CIL Verbose debug messages */
#define DBG_CILV (0x20)
/*! \brief When debug level has the DBG_PCD bit set, display PCD (Device) debug messages */
#define DBG_PCD (0x4)
/*! \brief When debug level has the DBG_PCDV set, display PCD (Device) Verbose debug messages */
#define DBG_PCDV (0x40)
/*! \brief When debug level has the DBG_HCD bit set, display Host debug messages */
#define DBG_HCD (0x8)
/*! \brief When debug level has the DBG_HCDV bit set, display Verbose Host debug messages */
#define DBG_HCDV (0x80)
/*! \brief When debug level has the DBG_HCD_URB bit set, display enqueued URBs in host mode. */
#define DBG_HCD_URB (0x800)
/*! \brief When debug level has any bit set, display debug messages */
#define DBG_ANY (0xFF)
/*! \brief All debug messages off */
#define DBG_OFF 0
#define DBG_ENTRY (0x8000)
#define IFXUSB "IFXUSB: "
/*!
\fn inline uint32_t SET_DEBUG_LEVEL( const uint32_t _new )
\brief Set the Debug Level variable.
\param _new 32-bit mask of debug level.
\return previous debug level
*/
static inline uint32_t SET_DEBUG_LEVEL( const uint32_t _new )
{
#ifdef __IS_HOST__
uint32_t old = h_dbg_lvl;
h_dbg_lvl = _new;
#endif
#ifdef __IS_DEVICE__
uint32_t old = d_dbg_lvl;
d_dbg_lvl = _new;
#endif
return old;
}
#ifdef __DEBUG__
#ifdef __IS_HOST__
# define IFX_DEBUGPL(lvl, x...) do{ if ((lvl)&h_dbg_lvl)printk( KERN_DEBUG IFXUSB x ); }while(0)
# define CHK_DEBUG_LEVEL(level) ((level) & h_dbg_lvl)
#endif
#ifdef __IS_DEVICE__
# define IFX_DEBUGPL(lvl, x...) do{ if ((lvl)&d_dbg_lvl)printk( KERN_DEBUG IFXUSB x ); }while(0)
# define CHK_DEBUG_LEVEL(level) ((level) & d_dbg_lvl)
#endif
# define IFX_DEBUGP(x...) IFX_DEBUGPL(DBG_ANY, x )
#else
# define IFX_DEBUGPL(lvl, x...) do{}while(0)
# define IFX_DEBUGP(x...)
# define CHK_DEBUG_LEVEL(level) (0)
#endif //__DEBUG__
/* Print an Error message. */
#define IFX_ERROR(x...) printk( KERN_ERR IFXUSB x )
/* Print a Warning message. */
#define IFX_WARN(x...) printk( KERN_WARNING IFXUSB x )
/* Print a notice (normal but significant message). */
#define IFX_NOTICE(x...) printk( KERN_NOTICE IFXUSB x )
/* Basic message printing. */
#define IFX_PRINT(x...) printk( KERN_INFO IFXUSB x )
/*@}*//*IFXUSB_DBG_ROUTINE*/
#endif //__IFXUSB_PLAT_H__
|
