aboutsummaryrefslogtreecommitdiffstats
path: root/package/uboot-lantiq/files/cpu/mips/ifx_asc.h
blob: 2d3a49e1e524a295154ad9031c887ead6796163b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
/*****************************************************************************
 * DANUBE BootROM
 * Copyright (c) 2005, Infineon Technologies AG, All rights reserved
 * IFAP DC COM SD
 *****************************************************************************/
#ifndef __ASC_H
#define __ASC_H

/* channel operating modes */
#define	ASCOPT_CSIZE		0x00000003
#define	ASCOPT_CS7		0x00000001
#define	ASCOPT_CS8		0x00000002
#define	ASCOPT_PARENB		0x00000004
#define	ASCOPT_STOPB		0x00000008
#define	ASCOPT_PARODD		0x00000010
#define	ASCOPT_CREAD		0x00000020

#define ASC_OPTIONS		(ASCOPT_CREAD | ASCOPT_CS8)

/* ASC input select (0 or 1) */
#define CONSOLE_TTY		0

#define ASC_TXFIFO_FL		1
#define ASC_RXFIFO_FL		1
#define ASC_TXFIFO_FULL		16

/* CLC register's bits and bitfields */
#define ASCCLC_DISR		0x00000001
#define ASCCLC_DISS		0x00000002
#define ASCCLC_RMCMASK		0x0000FF00
#define ASCCLC_RMCOFFSET	8

/* CON register's bits and bitfields */
#define ASCCON_MODEMASK		0x0000000f
#define ASCCON_M_8ASYNC		0x0
#define ASCCON_M_8IRDA		0x1
#define ASCCON_M_7ASYNC		0x2
#define ASCCON_M_7IRDA		0x3
#define ASCCON_WLSMASK		0x0000000c
#define ASCCON_WLSOFFSET	2
#define ASCCON_WLS_8BIT		0x0
#define ASCCON_WLS_7BIT		0x1
#define ASCCON_PEN		0x00000010
#define ASCCON_ODD		0x00000020
#define ASCCON_SP		0x00000040
#define ASCCON_STP		0x00000080
#define ASCCON_BRS		0x00000100
#define ASCCON_FDE		0x00000200
#define ASCCON_ERRCLK		0x00000400
#define ASCCON_EMMASK		0x00001800
#define ASCCON_EMOFFSET		11
#define ASCCON_EM_ECHO_OFF	0x0
#define ASCCON_EM_ECHO_AB	0x1
#define ASCCON_EM_ECHO_ON	0x2
#define ASCCON_LB		0x00002000
#define ASCCON_ACO 		0x00004000
#define ASCCON_R		0x00008000
#define ASCCON_PAL		0x00010000
#define ASCCON_FEN		0x00020000
#define ASCCON_RUEN		0x00040000
#define ASCCON_ROEN		0x00080000
#define ASCCON_TOEN		0x00100000
#define ASCCON_BEN		0x00200000
#define ASCCON_TXINV		0x01000000
#define ASCCON_RXINV		0x02000000
#define ASCCON_TXMSB		0x04000000
#define ASCCON_RXMSB		0x08000000

/* STATE register's bits and bitfields */
#define ASCSTATE_REN		0x00000001
#define ASCSTATE_PE		0x00010000
#define ASCSTATE_FE		0x00020000
#define ASCSTATE_RUE		0x00040000
#define ASCSTATE_ROE		0x00080000
#define ASCSTATE_TOE		0x00100000
#define ASCSTATE_BE		0x00200000
#define ASCSTATE_TXBVMASK	0x07000000
#define ASCSTATE_TXBVOFFSET	24
#define ASCSTATE_TXEOM		0x08000000
#define ASCSTATE_RXBVMASK	0x70000000
#define ASCSTATE_RXBVOFFSET	28
#define ASCSTATE_RXEOM		0x80000000

/* WHBSTATE register's bits and bitfields */
#define ASCWHBSTATE_CLRREN	0x00000001
#define ASCWHBSTATE_SETREN	0x00000002
#define ASCWHBSTATE_CLRPE	0x00000004
#define ASCWHBSTATE_CLRFE	0x00000008
#define ASCWHBSTATE_CLRRUE	0x00000010
#define ASCWHBSTATE_CLRROE	0x00000020
#define ASCWHBSTATE_CLRTOE	0x00000040
#define ASCWHBSTATE_CLRBE	0x00000080
#define ASCWHBSTATE_SETPE	0x00000100
#define ASCWHBSTATE_SETFE	0x00000200
#define ASCWHBSTATE_SETRUE	0x00000400
#define ASCWHBSTATE_SETROE	0x00000800
#define ASCWHBSTATE_SETTOE	0x00001000
#define ASCWHBSTATE_SETBE	0x00002000

/* ABCON register's bits and bitfields */
#define ASCABCON_ABEN		0x0001
#define ASCABCON_AUREN		0x0002
#define ASCABCON_ABSTEN		0x0004
#define ASCABCON_ABDETEN	0x0008
#define ASCABCON_FCDETEN	0x0010

/* FDV register mask, offset and bitfields*/
#define ASCFDV_VALUE_MASK	0x000001FF

/* WHBABCON register's bits and bitfields */
#define ASCWHBABCON_CLRABEN	0x0001
#define ASCWHBABCON_SETABEN	0x0002

/* ABSTAT register's bits and bitfields */
#define ASCABSTAT_FCSDET	0x0001
#define ASCABSTAT_FCCDET	0x0002
#define ASCABSTAT_SCSDET	0x0004
#define ASCABSTAT_SCCDET	0x0008
#define ASCABSTAT_DETWAIT	0x0010

/* WHBABSTAT register's bits and bitfields */
#define ASCWHBABSTAT_CLRFCSDET	0x0001
#define ASCWHBABSTAT_SETFCSDET	0x0002
#define ASCWHBABSTAT_CLRFCCDET	0x0004
#define ASCWHBABSTAT_SETFCCDET	0x0008
#define ASCWHBABSTAT_CLRSCSDET	0x0010
#define ASCWHBABSTAT_SETSCSDET	0x0020
#define ASCWHBABSTAT_CLRSCCDET	0x0040
#define ASCWHBABSTAT_SETSCCDET	0x0080
#define ASCWHBABSTAT_CLRDETWAIT	0x0100
#define ASCWHBABSTAT_SETDETWAIT	0x0200

/* TXFCON register's bits and bitfields */
#define ASCTXFCON_TXFIFO1       0x00000400
#define ASCTXFCON_TXFEN         0x0001
#define ASCTXFCON_TXFFLU        0x0002
#define ASCTXFCON_TXFITLMASK    0x3F00
#define ASCTXFCON_TXFITLOFF     8

/* RXFCON register's bits and bitfields */
#define ASCRXFCON_RXFIFO1       0x00000400
#define ASCRXFCON_RXFEN         0x0001
#define ASCRXFCON_RXFFLU        0x0002
#define ASCRXFCON_RXFITLMASK    0x3F00
#define ASCRXFCON_RXFITLOFF     8

/* FSTAT register's bits and bitfields */
#define ASCFSTAT_RXFFLMASK      0x003F
#define ASCFSTAT_TXFFLMASK      0x3F00
#define ASCFSTAT_TXFFLOFF       8

typedef struct IfxAsc_s
{
	unsigned long  asc_clc;                            /*0x0000*/
	unsigned long  asc_pisel;                          /*0x0004*/
	unsigned long  asc_id;                             /*0x0008*/
	unsigned long  asc_rsvd1[1];   /* for mapping */   /*0x000C*/
	unsigned long  asc_con;                            /*0x0010*/
	unsigned long  asc_state;                          /*0x0014*/
	unsigned long  asc_whbstate;                       /*0x0018*/
	unsigned long  asc_rsvd2[1];   /* for mapping */   /*0x001C*/
	unsigned long  asc_tbuf;                           /*0x0020*/
	unsigned long  asc_rbuf;                           /*0x0024*/
	unsigned long  asc_rsvd3[2];   /* for mapping */   /*0x0028*/
	unsigned long  asc_abcon;                          /*0x0030*/
	unsigned long  asc_abstat;     /* not used */      /*0x0034*/
	unsigned long  asc_whbabcon;                       /*0x0038*/
	unsigned long  asc_whbabstat;  /* not used */      /*0x003C*/
	unsigned long  asc_rxfcon;                         /*0x0040*/
	unsigned long  asc_txfcon;                         /*0x0044*/
	unsigned long  asc_fstat;                          /*0x0048*/
	unsigned long  asc_rsvd4[1];   /* for mapping */   /*0x004C*/
	unsigned long  asc_bg;                             /*0x0050*/
	unsigned long  asc_bg_timer;                       /*0x0054*/
	unsigned long  asc_fdv;                            /*0x0058*/
	unsigned long  asc_pmw;                            /*0x005C*/
	unsigned long  asc_modcon;                         /*0x0060*/
	unsigned long  asc_modstat;                        /*0x0064*/
	unsigned long  asc_rsvd5[2];   /* for mapping */   /*0x0068*/
	unsigned long  asc_sfcc;                           /*0x0070*/
	unsigned long  asc_rsvd6[3];   /* for mapping */   /*0x0074*/
	unsigned long  asc_eomcon;                         /*0x0080*/
	unsigned long  asc_rsvd7[26];   /* for mapping */  /*0x0084*/
	unsigned long  asc_dmacon;                         /*0x00EC*/
	unsigned long  asc_rsvd8[1];   /* for mapping */   /*0x00F0*/
	unsigned long  asc_irnen;                          /*0x00F4*/
	unsigned long  asc_irnicr;                         /*0x00F8*/
	unsigned long  asc_irncr;                          /*0x00FC*/
} IfxAsc_t;


/* Register access macros */
#define asc_readl(reg)				\
	readl(&pAsc->reg)
#define asc_writel(reg,value)			\
	writel((value), &pAsc->reg)


#endif /* __ASC_H */