aboutsummaryrefslogtreecommitdiffstats
path: root/libmaple/pwr.h
blob: 96a83565c2b5980d154c7e2a0a5eb4ac62266071 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
/******************************************************************************
 * The MIT License
 *
 * Copyright (c) 2010 LeafLabs, LLC.
 *
 * Permission is hereby granted, free of charge, to any person
 * obtaining a copy of this software and associated documentation
 * files (the "Software"), to deal in the Software without
 * restriction, including without limitation the rights to use, copy,
 * modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *****************************************************************************/

/**
 * @file pwr.h
 * @brief Power control (PWR) defines.
 */

#define PWR_BASE 0x40007000

#define PWR_CR      (PWR_BASE + 0x0)
#define PWR_CR_DBP  8 /* Disable backup domain write protection bit */
#define PWR_CR_PVDE 4 /* Power voltage detector enable bit */
#define PWR_CR_CSBF 3 /* Clear standby flag bit */
#define PWR_CR_CWUF 2 /* Clear wakeup flag bit */
#define PWR_CR_PDDS 1 /* Power down deepsleep bit */
#define PWR_CR_LPDS 0 /* Low-power deepsleep bit */

#define PWR_CSR      (PWR_BASE + 0x4)
#define PWR_CSR_EWUP 8          /* Enable wakeup pin bit */
#define PWR_CSR_PVDO 2          /* PVD output bit */
#define PWR_CSR_SBF  1          /* Standby flag bit */
#define PWR_CSR_WUF  0          /* Wakeup flag bit */