1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/******************************************************************************
* The MIT License
*
* Copyright (c) 2010 LeafLabs, LLC.
*
* Permission is hereby granted, free of charge, to any person
* obtaining a copy of this software and associated documentation
* files (the "Software"), to deal in the Software without
* restriction, including without limitation the rights to use, copy,
* modify, merge, publish, distribute, sublicense, and/or sell copies
* of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*****************************************************************************/
/**
* @file pwr.h
* @brief Power control (PWR) defines.
*/
#include "libmaple.h"
#ifdef __cplusplus
extern "C" {
#endif
/** Power interface register map. */
typedef struct pwr_reg_map {
__io uint32 CR; /**< Control register */
__io uint32 CSR; /**< Control and status register */
} pwr_reg_map;
/** Power peripheral register map base pointer. */
#define PWR_BASE ((pwr_reg_map*)0x40007000)
/** Power device type. */
typedef struct pwr_dev {
pwr_reg_map *regs; /**< Register map */
} pwr_dev;
/**
* Power device.
*/
extern const pwr_dev *PWR;
/*
* Register bit definitions
*/
/* Control register */
#define PWR_CR_DBP 8 /**< Disable backup domain write protection bit */
#define PWR_CR_PVDE 4 /**< Power voltage detector enable bit */
#define PWR_CR_CSBF 3 /**< Clear standby flag bit */
#define PWR_CR_CWUF 2 /**< Clear wakeup flag bit */
#define PWR_CR_PDDS 1 /**< Power down deepsleep bit */
#define PWR_CR_LPDS 0 /**< Low-power deepsleep bit */
/* Control and status register */
#define PWR_CSR_EWUP 8 /**< Enable wakeup pin bit */
#define PWR_CSR_PVDO 2 /**< PVD output bit */
#define PWR_CSR_SBF 1 /**< Standby flag bit */
#define PWR_CSR_WUF 0 /**< Wakeup flag bit */
void pwr_init(void);
#ifdef __cplusplus
}
#endif
|
