From 4862d1eae5813e278cfbb1d5e0a040010b92eb3f Mon Sep 17 00:00:00 2001
From: Marti Bolivar <mbolivar@leaflabs.com>
Date: Wed, 16 Mar 2011 17:37:21 -0400
Subject: Maple RET6 edition support

---
 wirish/boards.cpp | 89 +++++++++++++++++++++++++++++++++++++++++++++++++++++++
 wirish/boards.h   | 15 ++++++++++
 wirish/wirish.cpp |  2 +-
 3 files changed, 105 insertions(+), 1 deletion(-)

(limited to 'wirish')

diff --git a/wirish/boards.cpp b/wirish/boards.cpp
index 440218b..66f008f 100644
--- a/wirish/boards.cpp
+++ b/wirish/boards.cpp
@@ -380,6 +380,95 @@ PinMapping PIN_MAP[NR_GPIO_PINS] = {
     {GPIOB,  1,    9, TIMER3_CH4_CCR, TIMER3,      4, AFIO_EXTI_PB},
 };
 
+#elif defined(BOARD_maple_RET6)
+
+PinMapping PIN_MAP[NR_GPIO_PINS] = {
+    /* D0/PA3 */
+    {GPIOA,  3,    3, TIMER2_CH4_CCR, TIMER2,      4, AFIO_EXTI_PA},
+    /* D1/PA2 */
+    {GPIOA,  2,    2, TIMER2_CH3_CCR, TIMER2,      3, AFIO_EXTI_PA},
+    /* D2/PA0 */
+    {GPIOA,  0,    0, TIMER2_CH1_CCR, TIMER2,      1, AFIO_EXTI_PA},
+    /* D3/PA1 */
+    {GPIOA,  1,    1, TIMER2_CH2_CCR, TIMER2,      2, AFIO_EXTI_PA},
+    /* D4/PB5 */
+    {GPIOB,  5, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D5/PB6 */
+    {GPIOB,  6, ADCx, TIMER4_CH1_CCR, TIMER4,      1, AFIO_EXTI_PB},
+    /* D6/PA8 */
+    {GPIOA,  8, ADCx, TIMER1_CH1_CCR, TIMER1,      1, AFIO_EXTI_PA},
+    /* D7/PA9 */
+    {GPIOA,  9, ADCx, TIMER1_CH2_CCR, TIMER1,      2, AFIO_EXTI_PA},
+    /* D8/PA10 */
+    {GPIOA, 10, ADCx, TIMER1_CH3_CCR, TIMER1,      3, AFIO_EXTI_PA},
+    /* D9/PB7 */
+    {GPIOB,  7, ADCx, TIMER4_CH2_CCR, TIMER4,      2, AFIO_EXTI_PB},
+    /* D10/PA4 */
+    {GPIOA,  4,    4,              0, TIMERx, TIMERx, AFIO_EXTI_PA},
+    /* D11/PA7 */
+    {GPIOA,  7,    7, TIMER3_CH2_CCR, TIMER3,      2, AFIO_EXTI_PA},
+    /* D12/PA6 */
+    {GPIOA,  6,    6, TIMER3_CH1_CCR, TIMER3,      1, AFIO_EXTI_PA},
+    /* D13/PA5 */
+    {GPIOA,  5,    5,              0, TIMERx, TIMERx, AFIO_EXTI_PA},
+    /* D14/PB8 */
+    {GPIOB,  8, ADCx, TIMER4_CH3_CCR, TIMER4,      3, AFIO_EXTI_PB},
+
+    /* Little header */
+
+    /* D15/PC0 */
+    {GPIOC,  0,   10,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D16/PC1 */
+    {GPIOC,  1,   11,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D17/PC2 */
+    {GPIOC,  2,   12,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D18/PC3 */
+    {GPIOC,  3,   13,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D19/PC4 */
+    {GPIOC,  4,   14,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D20/PC5 */
+    {GPIOC,  5,   15,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+
+    /* External header */
+
+    /* D21/PC13 */
+    {GPIOC, 13, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D22/PC14 */
+    {GPIOC, 14, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D23/PC15 */
+    {GPIOC, 15, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D24/PB9 */
+    {GPIOB,  9, ADCx, TIMER4_CH4_CCR, TIMER4,      4, AFIO_EXTI_PB},
+    /* D25/PD2 */
+    {GPIOD,  2, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PD},
+    /* D26/PC10 */
+    {GPIOC, 10, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PC},
+    /* D27/PB0 */
+    {GPIOB,  0,    8, TIMER3_CH3_CCR, TIMER3,      3, AFIO_EXTI_PB},
+    /* D28/PB1 */
+    {GPIOB,  1,    9, TIMER3_CH4_CCR, TIMER3,      4, AFIO_EXTI_PB},
+    /* D29/PB10 */
+    {GPIOB, 10, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D30/PB11 */
+    {GPIOB, 11, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D31/PB12 */
+    {GPIOB, 12, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D32/PB13 */
+    {GPIOB, 13, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D33/PB14 */
+    {GPIOB, 14, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D34/PB15 */
+    {GPIOB, 15, ADCx,              0, TIMERx, TIMERx, AFIO_EXTI_PB},
+    /* D35/PC6 */
+    {GPIOC,  6, ADCx, TIMER8_CH1_CCR, TIMER8,      1, AFIO_EXTI_PC},
+    /* D36/PC7 */
+    {GPIOC,  7, ADCx, TIMER8_CH1_CCR, TIMER8,      2, AFIO_EXTI_PC},
+    /* D37/PC8 */
+    {GPIOC,  8, ADCx, TIMER8_CH1_CCR, TIMER8,      3, AFIO_EXTI_PC},
+    /* D38/PC9 (BUT) */
+    {GPIOC,  9, ADCx, TIMER8_CH1_CCR, TIMER8,      4, AFIO_EXTI_PC}
+};
+
 #else
 
 #error "Board type has not been selected correctly."
diff --git a/wirish/boards.h b/wirish/boards.h
index 2941127..94566fa 100644
--- a/wirish/boards.h
+++ b/wirish/boards.h
@@ -113,6 +113,21 @@ extern PinMapping PIN_MAP[];
             afio_mapr_swj_config(AFIO_MAPR_SWJ_NO_JTAG_NO_SW);          \
         } while (0)
 
+#elif defined(BOARD_maple_RET6)
+
+    #define CYCLES_PER_MICROSECOND  72
+    #define SYSTICK_RELOAD_VAL      71999 /* takes a cycle to reload */
+
+    #define BOARD_BUTTON_PIN        38
+    #define BOARD_LED_PIN           13
+
+    /* Total number of GPIO pins that are broken out to headers and
+       intended for general use. */
+    #define NR_GPIO_PINS            39
+
+    #define BOARD_INIT do {                           \
+        } while(0)
+
 #else
 
 #error "Board type has not been selected correctly."
diff --git a/wirish/wirish.cpp b/wirish/wirish.cpp
index 6967489..6d77bc8 100644
--- a/wirish/wirish.cpp
+++ b/wirish/wirish.cpp
@@ -47,7 +47,7 @@ void init(void) {
     flash_enable_prefetch();
     flash_set_latency(FLASH_WAIT_STATE_2);
 
-#ifdef STM32_HIGH_DENSITY
+#ifdef BOARD_maple_native
     fsmc_native_sram_init();
 #endif
 
-- 
cgit v1.2.3