aboutsummaryrefslogtreecommitdiffstats
path: root/wirish/boards/maple.cpp
diff options
context:
space:
mode:
authorMarti Bolivar <mbolivar@leaflabs.com>2011-03-24 17:27:38 -0400
committerMarti Bolivar <mbolivar@leaflabs.com>2011-03-24 17:31:47 -0400
commit63ea7464925b8cbeb8623d08a2bde0b1d2044047 (patch)
treec1e0291202084d8d8011b0b66715a711108cbef4 /wirish/boards/maple.cpp
parentbc246609ccd44601a0564fea8da407cc500ad471 (diff)
downloadlibrambutan-63ea7464925b8cbeb8623d08a2bde0b1d2044047.tar.gz
librambutan-63ea7464925b8cbeb8623d08a2bde0b1d2044047.zip
Adding /wirish/boards/ for easier porting; shrank PIN_MAPs.
/wirish/boards/ contains xxx.h and xxx.cpp (for xxx=maple, maple_native, maple_mini, maple_RET6). The headers contain the board-specific #defines that used to live in boards.h (except BOARD_INIT, which was removed). The CPP files contain the PIN_MAP definitions that used to live in boards.cpp, and a proper boardInit() function to replace the old BOARD_INIT macro. This will make it easier to add new boards in the future. struct PinMapping was renamed struct stm32_pin_info, and was moved into a new wirish_types.h. Its external interrupt field was moved into struct gpio_dev, which saves memory by storing an afio_exti_port per port, rather than one per pin. Also rearranged the stm32_pin_info fields to improve packing. Maple's PIN_MAP is now down to below 500 bytes.
Diffstat (limited to 'wirish/boards/maple.cpp')
-rw-r--r--wirish/boards/maple.cpp94
1 files changed, 94 insertions, 0 deletions
diff --git a/wirish/boards/maple.cpp b/wirish/boards/maple.cpp
new file mode 100644
index 0000000..cebd222
--- /dev/null
+++ b/wirish/boards/maple.cpp
@@ -0,0 +1,94 @@
+/******************************************************************************
+ * The MIT License
+ *
+ * Copyright (c) 2011 LeafLabs, LLC.
+ *
+ * Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use, copy,
+ * modify, merge, publish, distribute, sublicense, and/or sell copies
+ * of the Software, and to permit persons to whom the Software is
+ * furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
+ * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
+ * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
+ * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+ * SOFTWARE.
+ *****************************************************************************/
+
+/**
+ * @file maple.cpp
+ * @author Marti Bolivar <mbolivar@leaflabs.com>
+ * @brief Maple PIN_MAP and boardInit().
+ */
+
+#include "gpio.h"
+#include "timer.h"
+
+#include "maple.h"
+
+#ifdef BOARD_maple
+
+void boardInit(void) {
+}
+
+stm32_pin_info PIN_MAP[NR_GPIO_PINS] = {
+
+ /* Top header */
+
+ {GPIOA, TIMER2, 3, 4, 3}, /* D0/PA3 */
+ {GPIOA, TIMER2, 2, 3, 2}, /* D1/PA2 */
+ {GPIOA, TIMER2, 0, 1, 0}, /* D2/PA0 */
+ {GPIOA, TIMER2, 1, 2, 1}, /* D3/PA1 */
+ {GPIOB, NULL, 5, 0, ADCx}, /* D4/PB5 */
+ {GPIOB, TIMER4, 6, 1, ADCx}, /* D5/PB6 */
+ {GPIOA, TIMER1, 8, 1, ADCx}, /* D6/PA8 */
+ {GPIOA, TIMER1, 9, 2, ADCx}, /* D7/PA9 */
+ {GPIOA, TIMER1, 10, 3, ADCx}, /* D8/PA10 */
+ {GPIOB, TIMER4, 7, 2, ADCx}, /* D9/PB7 */
+ {GPIOA, NULL, 4, 0, 4}, /* D10/PA4 */
+ {GPIOA, TIMER3, 7, 2, 7}, /* D11/PA7 */
+ {GPIOA, TIMER3, 6, 1, 6}, /* D12/PA6 */
+ {GPIOA, NULL, 5, 0, 5}, /* D13/PA5 (LED) */
+ {GPIOB, TIMER4, 8, 3, ADCx}, /* D14/PB8 */
+
+ /* Little header */
+
+ {GPIOC, NULL, 0, 0, 10}, /* D15/PC0 */
+ {GPIOC, NULL, 1, 0, 11}, /* D16/PC1 */
+ {GPIOC, NULL, 2, 0, 12}, /* D17/PC2 */
+ {GPIOC, NULL, 3, 0, 13}, /* D18/PC3 */
+ {GPIOC, NULL, 4, 0, 14}, /* D19/PC4 */
+ {GPIOC, NULL, 5, 0, 15}, /* D20/PC5 */
+
+ /* External header */
+
+ {GPIOC, NULL, 13, 0, ADCx}, /* D21/PC13 */
+ {GPIOC, NULL, 14, 0, ADCx}, /* D22/PC14 */
+ {GPIOC, NULL, 15, 0, ADCx}, /* D23/PC15 */
+ {GPIOB, TIMER4, 9, 4, ADCx}, /* D24/PB9 */
+ {GPIOD, NULL, 2, 0, ADCx}, /* D25/PD2 */
+ {GPIOC, NULL, 10, 0, ADCx}, /* D26/PC10 */
+ {GPIOB, TIMER3, 0, 3, 8}, /* D27/PB0 */
+ {GPIOB, TIMER3, 1, 4, 9}, /* D28/PB1 */
+ {GPIOB, NULL, 10, 0, ADCx}, /* D29/PB10 */
+ {GPIOB, NULL, 11, 0, ADCx}, /* D30/PB11 */
+ {GPIOB, NULL, 12, 0, ADCx}, /* D31/PB12 */
+ {GPIOB, NULL, 13, 0, ADCx}, /* D32/PB13 */
+ {GPIOB, NULL, 14, 0, ADCx}, /* D33/PB14 */
+ {GPIOB, NULL, 15, 0, ADCx}, /* D34/PB15 */
+ {GPIOC, NULL, 6, 0, ADCx}, /* D35/PC6 */
+ {GPIOC, NULL, 7, 0, ADCx}, /* D36/PC7 */
+ {GPIOC, NULL, 8, 0, ADCx}, /* D37/PC8 */
+ {GPIOC, NULL, 9, 0, ADCx} /* D38/PC9 (BUT) */
+};
+
+#endif