diff options
| author | bnewbold <bnewbold@robocracy.org> | 2010-07-24 16:33:34 -0400 |
|---|---|---|
| committer | bnewbold <bnewbold@robocracy.org> | 2010-07-24 16:33:34 -0400 |
| commit | d0e353ca9f3a0986c54beab3948117bdaade700e (patch) | |
| tree | 1afedadbe21e744e62ae069a8d3fc773b68168f9 /support/ld/libcs3-lanchon-stm32.tar.gz | |
| parent | 31f9eb2364bbf2ef79a3bdc64c3b692cb218db81 (diff) | |
| download | librambutan-d0e353ca9f3a0986c54beab3948117bdaade700e.tar.gz librambutan-d0e353ca9f3a0986c54beab3948117bdaade700e.zip | |
rename clock selection register
This is just a change of macro name with zero impact on the actual
binary. Looking at page 87/1003 of the STM reference manual, bits [0:1]
are the SW register which is modifiable by software, while [2:3] are SWS
and are set only by hardware.
Diffstat (limited to 'support/ld/libcs3-lanchon-stm32.tar.gz')
0 files changed, 0 insertions, 0 deletions