diff options
| author | bnewbold <bnewbold@robocracy.org> | 2015-06-13 22:01:54 -0700 |
|---|---|---|
| committer | bnewbold <bnewbold@robocracy.org> | 2015-06-13 22:01:59 -0700 |
| commit | 8e69d8490f8ac9b3d357d4ca4d99156735d033e2 (patch) | |
| tree | d568278537675de9383e95fe813c52f80f2fedc5 | |
| parent | 6aa0a382c9b47620b2fe56344d208eac3e460602 (diff) | |
| download | librambutan-8e69d8490f8ac9b3d357d4ca4d99156735d033e2.tar.gz librambutan-8e69d8490f8ac9b3d357d4ca4d99156735d033e2.zip | |
fix timer capture TI1/TI2 buglegacy
Somewhat confusingly, the TI1/TI2 fields for capture/compare channels 2
and 4 are both flipped compared to channels 1 and 3 and do not
correspond to the binary numbers.
Section 15.4.7 of RM0008 (STM32F1 series) and Section 12.4.7 of RM0368
(STM32F4 series) read:
CC1S: Capture/Compare 1 selection
01: CC1 channel is configured as input, IC1 is mapped on TI1
10: CC1 channel is configured as input, IC1 is mapped on TI2
CC2S: Capture/Compare 2 selection
01: CC2 channel is configured as input, IC2 is mapped on TI2
10: CC2 channel is configured as input, IC2 is mapped on TI1
This commit closes github issue #12 reported by GatorCh.
| -rw-r--r-- | libmaple/include/libmaple/timer.h | 28 |
1 files changed, 18 insertions, 10 deletions
diff --git a/libmaple/include/libmaple/timer.h b/libmaple/include/libmaple/timer.h index 995f868..7c1b2f0 100644 --- a/libmaple/include/libmaple/timer.h +++ b/libmaple/include/libmaple/timer.h @@ -358,9 +358,15 @@ extern timer_dev *TIMER14; /* Capture/compare mode registers, common values */ #define TIMER_CCMR_CCS_OUTPUT 0x0 -#define TIMER_CCMR_CCS_INPUT_TI1 0x1 -#define TIMER_CCMR_CCS_INPUT_TI2 0x2 #define TIMER_CCMR_CCS_INPUT_TRC 0x3 +#define TIMER_CCMR_CCS1S_INPUT_TI1 0x1 +#define TIMER_CCMR_CCS1S_INPUT_TI2 0x2 +#define TIMER_CCMR_CCS2S_INPUT_TI1 0x2 +#define TIMER_CCMR_CCS2S_INPUT_TI2 0x1 +#define TIMER_CCMR_CCS3S_INPUT_TI1 0x1 +#define TIMER_CCMR_CCS3S_INPUT_TI2 0x2 +#define TIMER_CCMR_CCS4S_INPUT_TI1 0x2 +#define TIMER_CCMR_CCS4S_INPUT_TI2 0x1 /* Capture/compare mode register 1 (CCMR1) */ @@ -379,8 +385,8 @@ extern timer_dev *TIMER14; #define TIMER_CCMR1_IC2PSC (0x3 << 10) #define TIMER_CCMR1_CC2S (0x3 << 8) #define TIMER_CCMR1_CC2S_OUTPUT (TIMER_CCMR_CCS_OUTPUT << 8) -#define TIMER_CCMR1_CC2S_INPUT_TI1 (TIMER_CCMR_CCS_INPUT_TI1 << 8) -#define TIMER_CCMR1_CC2S_INPUT_TI2 (TIMER_CCMR_CCS_INPUT_TI2 << 8) +#define TIMER_CCMR1_CC2S_INPUT_TI1 (TIMER_CCMR_CCS2S_INPUT_TI1 << 8) +#define TIMER_CCMR1_CC2S_INPUT_TI2 (TIMER_CCMR_CCS2S_INPUT_TI2 << 8) #define TIMER_CCMR1_CC2S_INPUT_TRC (TIMER_CCMR_CCS_INPUT_TRC << 8) #define TIMER_CCMR1_OC1CE (1U << TIMER_CCMR1_OC1CE_BIT) #define TIMER_CCMR1_OC1M (0x3 << 4) @@ -390,8 +396,8 @@ extern timer_dev *TIMER14; #define TIMER_CCMR1_IC1PSC (0x3 << 2) #define TIMER_CCMR1_CC1S 0x3 #define TIMER_CCMR1_CC1S_OUTPUT TIMER_CCMR_CCS_OUTPUT -#define TIMER_CCMR1_CC1S_INPUT_TI1 TIMER_CCMR_CCS_INPUT_TI1 -#define TIMER_CCMR1_CC1S_INPUT_TI2 TIMER_CCMR_CCS_INPUT_TI2 +#define TIMER_CCMR1_CC1S_INPUT_TI1 TIMER_CCMR_CCS1S_INPUT_TI1 +#define TIMER_CCMR1_CC1S_INPUT_TI2 TIMER_CCMR_CCS1S_INPUT_TI2 #define TIMER_CCMR1_CC1S_INPUT_TRC TIMER_CCMR_CCS_INPUT_TRC /* Capture/compare mode register 2 (CCMR2) */ @@ -411,8 +417,8 @@ extern timer_dev *TIMER14; #define TIMER_CCMR2_IC4PSC (0x3 << 10) #define TIMER_CCMR2_CC4S (0x3 << 8) #define TIMER_CCMR2_CC4S_OUTPUT (TIMER_CCMR_CCS_OUTPUT << 8) -#define TIMER_CCMR2_CC4S_INPUT_TI1 (TIMER_CCMR_CCS_INPUT_TI1 << 8) -#define TIMER_CCMR2_CC4S_INPUT_TI2 (TIMER_CCMR_CCS_INPUT_TI2 << 8) +#define TIMER_CCMR2_CC4S_INPUT_TI1 (TIMER_CCMR_CCS4S_INPUT_TI1 << 8) +#define TIMER_CCMR2_CC4S_INPUT_TI2 (TIMER_CCMR_CCS4S_INPUT_TI2 << 8) #define TIMER_CCMR2_CC4S_INPUT_TRC (TIMER_CCMR_CCS_INPUT_TRC << 8) #define TIMER_CCMR2_OC3CE (1U << TIMER_CCMR2_OC3CE_BIT) #define TIMER_CCMR2_OC3M (0x3 << 4) @@ -422,8 +428,8 @@ extern timer_dev *TIMER14; #define TIMER_CCMR2_IC3PSC (0x3 << 2) #define TIMER_CCMR2_CC3S 0x3 #define TIMER_CCMR2_CC3S_OUTPUT TIMER_CCMR_CCS_OUTPUT -#define TIMER_CCMR2_CC3S_INPUT_TI1 TIMER_CCMR_CCS_INPUT_TI1 -#define TIMER_CCMR2_CC3S_INPUT_TI2 TIMER_CCMR_CCS_INPUT_TI2 +#define TIMER_CCMR2_CC3S_INPUT_TI1 TIMER_CCMR_CCS3S_INPUT_TI1 +#define TIMER_CCMR2_CC3S_INPUT_TI2 TIMER_CCMR_CCS3S_INPUT_TI2 #define TIMER_CCMR2_CC3S_INPUT_TRC TIMER_CCMR_CCS_INPUT_TRC /* Capture/compare enable register (CCER) */ @@ -1039,7 +1045,9 @@ static inline void timer_oc_set_mode(timer_dev *dev, /* * Old, erroneous bit definitions from previous releases, kept for * backwards compatibility: + * */ +/* FIXME: deprecated, remove in [0.1.0] */ /** Deprecated. Use TIMER_CCMR1_CC4S_OUTPUT instead. */ #define TIMER_CCMR1_CC4S_OUTPUT TIMER_CCMR2_CC4S_OUTPUT |