aboutsummaryrefslogtreecommitdiffstats
path: root/fatcat_scholar
diff options
context:
space:
mode:
Diffstat (limited to 'fatcat_scholar')
-rw-r--r--fatcat_scholar/sim_pipeline.py3
-rw-r--r--fatcat_scholar/work_pipeline.py3
2 files changed, 6 insertions, 0 deletions
diff --git a/fatcat_scholar/sim_pipeline.py b/fatcat_scholar/sim_pipeline.py
index 5657cb7..6b52535 100644
--- a/fatcat_scholar/sim_pipeline.py
+++ b/fatcat_scholar/sim_pipeline.py
@@ -116,6 +116,9 @@ class SimPipeline():
continue
try:
full_issue = self.fetch_sim_issue(row)
+ except requests.exceptions.ConnectionError as e:
+ print(str(e), file=sys.stderr)
+ continue
except requests.exceptions.ReadTimeout as e:
print(str(e), file=sys.stderr)
continue
diff --git a/fatcat_scholar/work_pipeline.py b/fatcat_scholar/work_pipeline.py
index f0c0e6f..46e40e1 100644
--- a/fatcat_scholar/work_pipeline.py
+++ b/fatcat_scholar/work_pipeline.py
@@ -258,6 +258,9 @@ class WorkPipeline():
# XXX: control flow tweak?
try:
sim_fulltext = self.fetch_sim(sim_issue, sim_pub, release.pages, release.ident)
+ except requests.exceptions.ConnectionError as e:
+ print(str(e), file=sys.stderr)
+ continue
except requests.exceptions.ReadTimeout as e:
print(str(e), file=sys.stderr)
continue