diff options
| author | Sonic Zhang <sonic.zhang@analog.com> | 2013-05-03 00:39:36 +0000 |
|---|---|---|
| committer | Peter Korsgaard <jacmet@sunsite.dk> | 2013-05-05 22:49:50 +0200 |
| commit | 66d41890ec2b76189bcd427a0cc3966ff56f9712 (patch) | |
| tree | 0eaf64a72c090c74a349b3bc55c4610f84ebbc84 | |
| parent | 371e6dc7801cbc52cba1e8501cde3c7cd308f28a (diff) | |
| download | buildroot-novena-66d41890ec2b76189bcd427a0cc3966ff56f9712.tar.gz buildroot-novena-66d41890ec2b76189bcd427a0cc3966ff56f9712.zip | |
arch: toolchain: Introduce target CPU revision.
Adds the possibility to have a free-form CPU revision string and append it
to the target CPU. Only Blackfin actually uses this option.
Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
Acked-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Signed-off-by: Peter Korsgaard <jacmet@sunsite.dk>
| -rw-r--r-- | arch/Config.in | 3 | ||||
| -rw-r--r-- | arch/Config.in.bfin | 8 | ||||
| -rw-r--r-- | toolchain/gcc/gcc-uclibc-4.x.mk | 6 | ||||
| -rw-r--r-- | toolchain/toolchain-external/ext-tool.mk | 4 |
4 files changed, 20 insertions, 1 deletions
diff --git a/arch/Config.in b/arch/Config.in index e32cfd914..fa9dad343 100644 --- a/arch/Config.in +++ b/arch/Config.in @@ -189,6 +189,9 @@ config BR2_GCC_TARGET_ABI config BR2_GCC_TARGET_CPU string +config BR2_GCC_TARGET_CPU_REVISION + string + # Set up target binary format choice prompt "Target Binary Format" diff --git a/arch/Config.in.bfin b/arch/Config.in.bfin index ac9662041..f755c8db0 100644 --- a/arch/Config.in.bfin +++ b/arch/Config.in.bfin @@ -97,3 +97,11 @@ config BR2_GCC_TARGET_CPU default bf548 if BR2_bf548 default bf549 if BR2_bf549 default bf561 if BR2_bf561 + +config BR2_GCC_TARGET_CPU_REVISION + string "Target CPU revision" + help + Specify a target CPU revision, which will be appended to the + value of the -mcpu option. For example, if the selected CPU is + bf609, and then selected CPU revision is "0.0", then gcc will + receive the -mcpu=bf609-0.0 option. diff --git a/toolchain/gcc/gcc-uclibc-4.x.mk b/toolchain/gcc/gcc-uclibc-4.x.mk index f1803cb66..128b7abe6 100644 --- a/toolchain/gcc/gcc-uclibc-4.x.mk +++ b/toolchain/gcc/gcc-uclibc-4.x.mk @@ -90,7 +90,11 @@ ifneq ($(call qstrip,$(BR2_GCC_TARGET_ABI)),) GCC_WITH_ABI:=--with-abi=$(BR2_GCC_TARGET_ABI) endif ifneq ($(call qstrip,$(BR2_GCC_TARGET_CPU)),) -GCC_WITH_CPU:=--with-cpu=$(BR2_GCC_TARGET_CPU) +ifneq ($(call qstrip,$(BR2_GCC_TARGET_CPU_REVISION)),) +GCC_WITH_CPU:=--with-cpu=$(call qstrip,$(BR2_GCC_TARGET_CPU)-$(BR2_GCC_TARGET_CPU_REVISION)) +else +GCC_WITH_CPU:=--with-cpu=$(call qstrip,$(BR2_GCC_TARGET_CPU)) +endif endif # AVR32 GCC special configuration diff --git a/toolchain/toolchain-external/ext-tool.mk b/toolchain/toolchain-external/ext-tool.mk index dce0299be..bf2bee868 100644 --- a/toolchain/toolchain-external/ext-tool.mk +++ b/toolchain/toolchain-external/ext-tool.mk @@ -134,7 +134,11 @@ TOOLCHAIN_EXTERNAL_WRAPPER_ARGS += \ endif CC_TARGET_TUNE_:=$(call qstrip,$(BR2_GCC_TARGET_TUNE)) +ifeq ($(call qstrip,$(BR2_GCC_TARGET_CPU_REVISION)),) CC_TARGET_CPU_:=$(call qstrip,$(BR2_GCC_TARGET_CPU)) +else +CC_TARGET_CPU_:=$(call qstrip,$(BR2_GCC_TARGET_CPU)-$(BR2_GCC_TARGET_CPU_REVISION)) +endif CC_TARGET_ARCH_:=$(call qstrip,$(BR2_GCC_TARGET_ARCH)) CC_TARGET_ABI_:=$(call qstrip,$(BR2_GCC_TARGET_ABI)) |