aboutsummaryrefslogtreecommitdiffstats
path: root/contrib/xilinx.mk
Commit message (Collapse)AuthorAgeFilesLines
* fix bugs with copying _xmsgs to logsbryan newbold2013-11-131-3/+3
|
* misc small improvementsbryan newbold2013-11-121-5/+17
| | | | | more aliases help target
* rename some targetsbryan newbold2013-11-121-8/+8
| | | | | | | | "partial_" -> "map_" "final_" -> "par_" "clean" -> "mostlyclean" "cleanall" -> "clean" fix typos
* hack fix for bug with include orderingbryan newbold2013-11-121-2/+3
| | | | | | There seems to be a problem with the default target being overriden when a board-specific file is included before xilinx.mk. Workaround is to include targets last.
* reorder contrib/xilinx.mk; re-instate ./bitfile/bryan newbold2013-11-121-16/+25
| | | | | Bitfiles, timing reports, and par netlists now get saved in ./bitfiles/ for every rebuild (determined by bitfile rebuild).
* clean up cleaning (heh)bryan newbold2013-11-121-3/+13
| | | | | This commit fixes an old problem where coregen files get wiped by a 'clean'. To completely clear out coregen'd stuff, now use 'cleanall'
* Part 1 of refactoring template files into ./contribbryan newbold2013-11-121-76/+137
| | | | | | | | BROKEN without later parts (documentation and Makefile updates) This commit moves and deletes a lot of Xula2 and SP605 files around. It also includes a large cleanup of xilinx.mk
* minor cleanup of lint targetbryan newbold2013-11-121-1/+1
|
* initial VHDL supportbryan newbold2013-11-121-4/+16
|
* need to specify .pcf file to bitgen for some casesbryan newbold2013-10-211-1/+1
| | | | This was related to an "ERROR:PhysDesignRules:2199"
* partially fix bug where synthesis continues after .ngc failurebryan newbold2013-10-091-0/+2
|
* clean up test stuffbryan newbold2013-10-081-0/+3
|
* working xula2 sim/syn/prog systembryan newbold2013-10-081-2/+2
|
* don't have outputs depend on makefilesbryan newbold2013-10-081-3/+3
| | | | | | | | If the Makefiles are tweaked, it's up to the user to 'make clean' if necessary. The way things were previously, the entire project would get rebuilt after any trivial tweak or fix.
* linting: ignore module/filename equivalencebryan newbold2013-10-061-1/+1
|
* add test/ and isim/ systembryan newbold2013-10-061-12/+34
|
* add concept of 'board' for seperate ucfs and top level modulesbryan newbold2013-10-041-22/+23
|
* add autoimpact target (pre-select bitfile)bryan newbold2013-10-041-0/+3
|
* generic timingan targetbryan newbold2013-10-041-0/+3
|
* backport improvements from SNG projectbryan newbold2013-10-041-3/+7
|
* typo: pre-par .ncd file for partial_timing analysisbryan newbold2013-06-271-1/+1
|
* parameterize unconstrained timing analysisbryan newbold2013-06-271-2/+3
|
* fix bugs with trce and parbryan newbold2013-06-271-4/+4
|
* break out synth_effort as a variablebryan newbold2013-06-271-2/+3
|
* fix potential problem with old etwr targetbryan newbold2013-06-271-1/+1
|
* add planahead, fpga_editor, and timing targetsbryan newbold2013-06-271-13/+31
|
* don't re-coregen after every little Makefile tweakbryan newbold2013-06-191-1/+1
|
* proper Makefile syntax; device-specific; mcs bitwidthbryan newbold2013-06-191-2/+3
|
* add 'make lint' verilog-build command; requires verilatorbryan newbold2013-06-051-1/+4
|
* update with bnewbold's changesbryan newbold2013-03-271-74/+63
|
* initial colorization stuffbryan newbold2013-03-271-1/+1
|
* compile in multiple tb-modules (this might slow things down for you)bryan newbold2013-03-211-2/+6
|
* add .ucf file referencebryan newbold2013-03-211-1/+1
|
* isim in the background; hackisly fix depsbryan newbold2013-03-201-4/+4
|
* fixes to simulatebryan newbold2013-03-201-8/+6
|
* fix ise project pointersbryan newbold2013-03-141-1/+1
|
* improvementsbryan newbold2013-03-141-12/+20
|
* some simulation stuffbryan newbold2013-03-131-2/+38
|
* move stuff around; backupbryan newbold2013-03-131-6/+17
|
* basic synthesis version of makefilebryan newbold2013-03-131-0/+181