/****************************************************************************** * The MIT License * * Copyright (c) 2010 Perry Hung. * Copyright (c) 2011, 2012 LeafLabs, LLC. * * Permission is hereby granted, free of charge, to any person * obtaining a copy of this software and associated documentation * files (the "Software"), to deal in the Software without * restriction, including without limitation the rights to use, copy, * modify, merge, publish, distribute, sublicense, and/or sell copies * of the Software, and to permit persons to whom the Software is * furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be * included in all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. *****************************************************************************/ /** * @file libmaple/stm32f1/include/series/gpio.h * @brief STM32F1 GPIO and AFIO support. * General purpose I/O (GPIO) and Alternate Function I/O (AFIO). */ #ifndef _LIBMAPLE_STM32F1_GPIO_H_ #define _LIBMAPLE_STM32F1_GPIO_H_ #ifdef __cplusplus extern "C"{ #endif #include #include #include /* * GPIO register maps and devices */ /** GPIO register map type */ typedef struct gpio_reg_map { __io uint32 CRL; /**< Port configuration register low */ __io uint32 CRH; /**< Port configuration register high */ __io uint32 IDR; /**< Port input data register */ __io uint32 ODR; /**< Port output data register */ __io uint32 BSRR; /**< Port bit set/reset register */ __io uint32 BRR; /**< Port bit reset register */ __io uint32 LCKR; /**< Port configuration lock register */ } gpio_reg_map; struct gpio_dev; extern struct gpio_dev gpioa; extern struct gpio_dev* const GPIOA; extern struct gpio_dev gpiob; extern struct gpio_dev* const GPIOB; extern struct gpio_dev gpioc; extern struct gpio_dev* const GPIOC; extern struct gpio_dev gpiod; extern struct gpio_dev* const GPIOD; #ifdef STM32_HIGH_DENSITY extern struct gpio_dev gpioe; extern struct gpio_dev* const GPIOE; extern struct gpio_dev gpiof; extern struct gpio_dev* const GPIOF; extern struct gpio_dev gpiog; extern struct gpio_dev* const GPIOG; #endif /** GPIO port A register map base pointer */ #define GPIOA_BASE ((struct gpio_reg_map*)0x40010800) /** GPIO port B register map base pointer */ #define GPIOB_BASE ((struct gpio_reg_map*)0x40010C00) /** GPIO port C register map base pointer */ #define GPIOC_BASE ((struct gpio_reg_map*)0x40011000) /** GPIO port D register map base pointer */ #define GPIOD_BASE ((struct gpio_reg_map*)0x40011400) /** GPIO port E register map base pointer */ #define GPIOE_BASE ((struct gpio_reg_map*)0x40011800) /** GPIO port F register map base pointer */ #define GPIOF_BASE ((struct gpio_reg_map*)0x40011C00) /** GPIO port G register map base pointer */ #define GPIOG_BASE ((struct gpio_reg_map*)0x40012000) /* * GPIO register bit definitions */ /* Control registers, low and high */ #define GPIO_CR_CNF (0x3 << 2) #define GPIO_CR_CNF_INPUT_ANALOG (0x0 << 2) #define GPIO_CR_CNF_INPUT_FLOATING (0x1 << 2) #define GPIO_CR_CNF_INPUT_PU_PD (0x2 << 2) #define GPIO_CR_CNF_OUTPUT_PP (0x0 << 2) #define GPIO_CR_CNF_OUTPUT_OD (0x1 << 2) #define GPIO_CR_CNF_AF_OUTPUT_PP (0x2 << 2) #define GPIO_CR_CNF_AF_OUTPUT_OD (0x3 << 2) #define GPIO_CR_MODE 0x3 #define GPIO_CR_MODE_INPUT 0x0 #define GPIO_CR_MODE_OUTPUT_10MHZ 0x1 #define GPIO_CR_MODE_OUTPUT_2MHZ 0x2 #define GPIO_CR_MODE_OUTPUT_50MHZ 0x3 /** * @brief GPIO pin modes. * * These only allow for 50MHZ max output speeds; if you want slower, * use direct register access. */ typedef enum gpio_pin_mode { /** Output push-pull. */ GPIO_OUTPUT_PP = GPIO_CR_CNF_OUTPUT_PP | GPIO_CR_MODE_OUTPUT_50MHZ, /** Output open-drain. */ GPIO_OUTPUT_OD = GPIO_CR_CNF_OUTPUT_OD | GPIO_CR_MODE_OUTPUT_50MHZ, /** Alternate function output push-pull. */ GPIO_AF_OUTPUT_PP = GPIO_CR_CNF_AF_OUTPUT_PP | GPIO_CR_MODE_OUTPUT_50MHZ, /** Alternate function output open drain. */ GPIO_AF_OUTPUT_OD = GPIO_CR_CNF_AF_OUTPUT_OD | GPIO_CR_MODE_OUTPUT_50MHZ, /** Analog input. */ GPIO_INPUT_ANALOG = GPIO_CR_CNF_INPUT_ANALOG | GPIO_CR_MODE_INPUT, /** Input floating. */ GPIO_INPUT_FLOATING = GPIO_CR_CNF_INPUT_FLOATING | GPIO_CR_MODE_INPUT, /** Input pull-down. */ GPIO_INPUT_PD = GPIO_CR_CNF_INPUT_PU_PD | GPIO_CR_MODE_INPUT, /** Input pull-up. */ GPIO_INPUT_PU, /* (treated a special case, for ODR twiddling) */ } gpio_pin_mode; /* Hacks for F2: */ #define GPIO_MODE_ANALOG GPIO_INPUT_ANALOG #define GPIO_MODE_OUTPUT GPIO_OUTPUT_PP /* * AFIO register map */ /** AFIO register map */ typedef struct afio_reg_map { __io uint32 EVCR; /**< Event control register. */ __io uint32 MAPR; /**< AF remap and debug I/O configuration register. */ __io uint32 EXTICR1; /**< External interrupt configuration register 1. */ __io uint32 EXTICR2; /**< External interrupt configuration register 2. */ __io uint32 EXTICR3; /**< External interrupt configuration register 3. */ __io uint32 EXTICR4; /**< External interrupt configuration register 4. */ __io uint32 MAPR2; /**< * AF remap and debug I/O configuration register 2. */ } afio_reg_map; /** AFIO register map base pointer. */ #define AFIO_BASE ((struct afio_reg_map *)0x40010000) /* * AFIO register bit definitions */ /* Event control register */ #define AFIO_EVCR_EVOE (0x1 << 7) #define AFIO_EVCR_PORT_PA (0x0 << 4) #define AFIO_EVCR_PORT_PB (0x1 << 4) #define AFIO_EVCR_PORT_PC (0x2 << 4) #define AFIO_EVCR_PORT_PD (0x3 << 4) #define AFIO_EVCR_PORT_PE (0x4 << 4) #define AFIO_EVCR_PIN_0 0x0 #define AFIO_EVCR_PIN_1 0x1 #define AFIO_EVCR_PIN_2 0x2 #define AFIO_EVCR_PIN_3 0x3 #define AFIO_EVCR_PIN_4 0x4 #define AFIO_EVCR_PIN_5 0x5 #define AFIO_EVCR_PIN_6 0x6 #define AFIO_EVCR_PIN_7 0x7 #define AFIO_EVCR_PIN_8 0x8 #define AFIO_EVCR_PIN_9 0x9 #define AFIO_EVCR_PIN_10 0xA #define AFIO_EVCR_PIN_11 0xB #define AFIO_EVCR_PIN_12 0xC #define AFIO_EVCR_PIN_13 0xD #define AFIO_EVCR_PIN_14 0xE #define AFIO_EVCR_PIN_15 0xF /* AF remap and debug I/O configuration register */ #define AFIO_MAPR_SWJ_CFG (0x7 << 24) #define AFIO_MAPR_SWJ_CFG_FULL_SWJ (0x0 << 24) #define AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_NJRST (0x1 << 24) #define AFIO_MAPR_SWJ_CFG_NO_JTAG_SW (0x2 << 24) #define AFIO_MAPR_SWJ_CFG_NO_JTAG_NO_SW (0x4 << 24) #define AFIO_MAPR_ADC2_ETRGREG_REMAP (1U << 20) #define AFIO_MAPR_ADC2_ETRGINJ_REMAP (1U << 19) #define AFIO_MAPR_ADC1_ETRGREG_REMAP (1U << 18) #define AFIO_MAPR_ADC1_ETRGINJ_REMAP (1U << 17) #define AFIO_MAPR_TIM5CH4_IREMAP (1U << 16) #define AFIO_MAPR_PD01_REMAP (1U << 15) #define AFIO_MAPR_CAN_REMAP (0x3 << 13) #define AFIO_MAPR_CAN_REMAP_NONE (0x0 << 13) #define AFIO_MAPR_CAN_REMAP_PB8_PB9 (0x2 << 13) #define AFIO_MAPR_CAN_REMAP_PD0_PD1 (0x3 << 13) #define AFIO_MAPR_TIM4_REMAP (1U << 12) #define AFIO_MAPR_TIM3_REMAP (0x3 << 10) #define AFIO_MAPR_TIM3_REMAP_NONE (0x0 << 10) #define AFIO_MAPR_TIM3_REMAP_PARTIAL (0x2 << 10) #define AFIO_MAPR_TIM3_REMAP_FULL (0x3 << 10) #define AFIO_MAPR_TIM2_REMAP (0x3 << 8) #define AFIO_MAPR_TIM2_REMAP_NONE (0x0 << 8) #define AFIO_MAPR_TIM2_REMAP_PA15_PB3_PA2_PA3 (0x1 << 8) #define AFIO_MAPR_TIM2_REMAP_PA0_PA1_PB10_PB11 (0x2 << 8) #define AFIO_MAPR_TIM2_REMAP_FULL (0x3 << 8) #define AFIO_MAPR_TIM1_REMAP (0x3 << 6) #define AFIO_MAPR_TIM1_REMAP_NONE (0x0 << 6) #define AFIO_MAPR_TIM1_REMAP_PARTIAL (0x1 << 6) #define AFIO_MAPR_TIM1_REMAP_FULL (0x3 << 6) #define AFIO_MAPR_USART3_REMAP (0x3 << 4) #define AFIO_MAPR_USART3_REMAP_NONE (0x0 << 4) #define AFIO_MAPR_USART3_REMAP_PARTIAL (0x1 << 4) #define AFIO_MAPR_USART3_REMAP_FULL (0x3 << 4) #define AFIO_MAPR_USART2_REMAP (1U << 3) #define AFIO_MAPR_USART1_REMAP (1U << 2) #define AFIO_MAPR_I2C1_REMAP (1U << 1) #define AFIO_MAPR_SPI1_REMAP (1U << 0) /* External interrupt configuration register 1 */ #define AFIO_EXTICR1_EXTI3 (0xF << 12) #define AFIO_EXTICR1_EXTI3_PA (0x0 << 12) #define AFIO_EXTICR1_EXTI3_PB (0x1 << 12) #define AFIO_EXTICR1_EXTI3_PC (0x2 << 12) #define AFIO_EXTICR1_EXTI3_PD (0x3 << 12) #define AFIO_EXTICR1_EXTI3_PE (0x4 << 12) #define AFIO_EXTICR1_EXTI3_PF (0x5 << 12) #define AFIO_EXTICR1_EXTI3_PG (0x6 << 12) #define AFIO_EXTICR1_EXTI2 (0xF << 8) #define AFIO_EXTICR1_EXTI2_PA (0x0 << 8) #define AFIO_EXTICR1_EXTI2_PB (0x1 << 8) #define AFIO_EXTICR1_EXTI2_PC (0x2 << 8) #define AFIO_EXTICR1_EXTI2_PD (0x3 << 8) #define AFIO_EXTICR1_EXTI2_PE (0x4 << 8) #define AFIO_EXTICR1_EXTI2_PF (0x5 << 8) #define AFIO_EXTICR1_EXTI2_PG (0x6 << 8) #define AFIO_EXTICR1_EXTI1 (0xF << 4) #define AFIO_EXTICR1_EXTI1_PA (0x0 << 4) #define AFIO_EXTICR1_EXTI1_PB (0x1 << 4) #define AFIO_EXTICR1_EXTI1_PC (0x2 << 4) #define AFIO_EXTICR1_EXTI1_PD (0x3 << 4) #define AFIO_EXTICR1_EXTI1_PE (0x4 << 4) #define AFIO_EXTICR1_EXTI1_PF (0x5 << 4) #define AFIO_EXTICR1_EXTI1_PG (0x6 << 4) #define AFIO_EXTICR1_EXTI0 0xF #define AFIO_EXTICR1_EXTI0_PA 0x0 #define AFIO_EXTICR1_EXTI0_PB 0x1 #define AFIO_EXTICR1_EXTI0_PC 0x2 #define AFIO_EXTICR1_EXTI0_PD 0x3 #define AFIO_EXTICR1_EXTI0_PE 0x4 #define AFIO_EXTICR1_EXTI0_PF 0x5 #define AFIO_EXTICR1_EXTI0_PG 0x6 /* External interrupt configuration register 2 */ #define AFIO_EXTICR2_EXTI7 (0xF << 12) #define AFIO_EXTICR2_EXTI7_PA (0x0 << 12) #define AFIO_EXTICR2_EXTI7_PB (0x1 << 12) #define AFIO_EXTICR2_EXTI7_PC (0x2 << 12) #define AFIO_EXTICR2_EXTI7_PD (0x3 << 12) #define AFIO_EXTICR2_EXTI7_PE (0x4 << 12) #define AFIO_EXTICR2_EXTI7_PF (0x5 << 12) #define AFIO_EXTICR2_EXTI7_PG (0x6 << 12) #define AFIO_EXTICR2_EXTI6 (0xF << 8) #define AFIO_EXTICR2_EXTI6_PA (0x0 << 8) #define AFIO_EXTICR2_EXTI6_PB (0x1 << 8) #define AFIO_EXTICR2_EXTI6_PC (0x2 << 8) #define AFIO_EXTICR2_EXTI6_PD (0x3 << 8) #define AFIO_EXTICR2_EXTI6_PE (0x4 << 8) #define AFIO_EXTICR2_EXTI6_PF (0x5 << 8) #define AFIO_EXTICR2_EXTI6_PG (0x6 << 8) #define AFIO_EXTICR2_EXTI5 (0xF << 4) #define AFIO_EXTICR2_EXTI5_PA (0x0 << 4) #define AFIO_EXTICR2_EXTI5_PB (0x1 << 4) #define AFIO_EXTICR2_EXTI5_PC (0x2 << 4) #define AFIO_EXTICR2_EXTI5_PD (0x3 << 4) #define AFIO_EXTICR2_EXTI5_PE (0x4 << 4) #define AFIO_EXTICR2_EXTI5_PF (0x5 << 4) #define AFIO_EXTICR2_EXTI5_PG (0x6 << 4) #define AFIO_EXTICR2_EXTI4 0xF #define AFIO_EXTICR2_EXTI4_PA 0x0 #define AFIO_EXTICR2_EXTI4_PB 0x1 #define AFIO_EXTICR2_EXTI4_PC 0x2 #define AFIO_EXTICR2_EXTI4_PD 0x3 #define AFIO_EXTICR2_EXTI4_PE 0x4 #define AFIO_EXTICR2_EXTI4_PF 0x5 #define AFIO_EXTICR2_EXTI4_PG 0x6 /* AF remap and debug I/O configuration register 2 */ #define AFIO_MAPR2_FSMC_NADV (1U << 10) #define AFIO_MAPR2_TIM14_REMAP (1U << 9) #define AFIO_MAPR2_TIM13_REMAP (1U << 8) #define AFIO_MAPR2_TIM11_REMAP (1U << 7) #define AFIO_MAPR2_TIM10_REMAP (1U << 6) #define AFIO_MAPR2_TIM9_REMAP (1U << 5) /* * AFIO convenience routines */ void afio_init(void); /* HACK: Use upper bit to denote MAPR2, Bit 31 is reserved and * not used in either MAPR or MAPR2 */ #define AFIO_REMAP_USE_MAPR2 (1U << 31) /** * @brief Available peripheral remaps. * @see afio_remap() */ typedef enum afio_remap_peripheral { /** ADC 2 external trigger regular conversion remapping */ AFIO_REMAP_ADC2_ETRGREG = AFIO_MAPR_ADC2_ETRGREG_REMAP, /** ADC 2 external trigger injected conversion remapping */ AFIO_REMAP_ADC2_ETRGINJ = AFIO_MAPR_ADC2_ETRGINJ_REMAP, /** ADC 1 external trigger regular conversion remapping */ AFIO_REMAP_ADC1_ETRGREG = AFIO_MAPR_ADC1_ETRGREG_REMAP, /** ADC 1 external trigger injected conversion remapping */ AFIO_REMAP_ADC1_ETRGINJ = AFIO_MAPR_ADC1_ETRGINJ_REMAP, /** Timer 5 channel 4 internal remapping */ AFIO_REMAP_TIM5CH4_I = AFIO_MAPR_TIM5CH4_IREMAP, /** Port D0/Port D1 mapping on OSC_IN/OSC_OUT */ AFIO_REMAP_PD01 = AFIO_MAPR_PD01_REMAP, /** CAN alternate function remapping 1 (RX on PB8, TX on PB9) */ AFIO_REMAP_CAN_1 = AFIO_MAPR_CAN_REMAP_PB8_PB9, /** CAN alternate function remapping 2 (RX on PD0, TX on PD1) */ AFIO_REMAP_CAN_2 = AFIO_MAPR_CAN_REMAP_PD0_PD1, /** Timer 4 remapping */ AFIO_REMAP_TIM4 = AFIO_MAPR_TIM4_REMAP, /** Timer 3 partial remapping */ AFIO_REMAP_TIM3_PARTIAL = AFIO_MAPR_TIM3_REMAP_PARTIAL, /** Timer 3 full remapping */ AFIO_REMAP_TIM3_FULL = AFIO_MAPR_TIM3_REMAP_FULL, /** * Timer 2 partial remapping 1 (CH1 and ETR on PA15, CH2 on PB3, * CH3 on PA2, CH4 on PA3) */ AFIO_REMAP_TIM2_PARTIAL_1 = AFIO_MAPR_TIM2_REMAP_PA15_PB3_PA2_PA3, /** * Timer 2 partial remapping 2 (CH1 and ETR on PA0, CH2 on PA1, * CH3 on PB10, CH4 on PB11) */ AFIO_REMAP_TIM2_PARTIAL_2 = AFIO_MAPR_TIM2_REMAP_PA0_PA1_PB10_PB11, /** Timer 2 full remapping */ AFIO_REMAP_TIM2_FULL = AFIO_MAPR_TIM2_REMAP_FULL, /** USART 2 remapping */ AFIO_REMAP_USART2 = AFIO_MAPR_USART2_REMAP, /** USART 1 remapping */ AFIO_REMAP_USART1 = AFIO_MAPR_USART1_REMAP, /** I2C 1 remapping */ AFIO_REMAP_I2C1 = AFIO_MAPR_I2C1_REMAP, /** SPI 1 remapping */ AFIO_REMAP_SPI1 = AFIO_MAPR_SPI1_REMAP, /** NADV signal not connected */ AFIO_REMAP_FSMC_NADV = AFIO_MAPR2_FSMC_NADV | AFIO_REMAP_USE_MAPR2, /** Timer 14 remapping */ AFIO_REMAP_TIM14 = AFIO_MAPR2_TIM14_REMAP | AFIO_REMAP_USE_MAPR2, /** Timer 13 remapping */ AFIO_REMAP_TIM13 = AFIO_MAPR2_TIM13_REMAP | AFIO_REMAP_USE_MAPR2, /** Timer 11 remapping */ AFIO_REMAP_TIM11 = AFIO_MAPR2_TIM11_REMAP | AFIO_REMAP_USE_MAPR2, /** Timer 10 remapping */ AFIO_REMAP_TIM10 = AFIO_MAPR2_TIM10_REMAP | AFIO_REMAP_USE_MAPR2, /** Timer 9 remapping */ AFIO_REMAP_TIM9 = AFIO_MAPR2_TIM9_REMAP | AFIO_REMAP_USE_MAPR2, } afio_remap_peripheral; void afio_remap(afio_remap_peripheral p); /** * @brief Debug port configuration * * Used to configure the behavior of JTAG and Serial Wire (SW) debug * ports and their associated GPIO pins. * * @see afio_cfg_debug_ports() */ typedef enum afio_debug_cfg { /** Full Serial Wire and JTAG debug */ AFIO_DEBUG_FULL_SWJ = AFIO_MAPR_SWJ_CFG_FULL_SWJ, /** Full Serial Wire and JTAG, but no NJTRST. */ AFIO_DEBUG_FULL_SWJ_NO_NJRST = AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_NJRST, /** Serial Wire debug only (JTAG-DP disabled, SW-DP enabled) */ AFIO_DEBUG_SW_ONLY = AFIO_MAPR_SWJ_CFG_NO_JTAG_SW, /** No debug; all JTAG and SW pins are free for use as GPIOs. */ AFIO_DEBUG_NONE = AFIO_MAPR_SWJ_CFG_NO_JTAG_NO_SW, } afio_debug_cfg; /** * @brief Enable or disable the JTAG and SW debug ports. * @param config Desired debug port configuration * @see afio_debug_cfg */ static inline void afio_cfg_debug_ports(afio_debug_cfg config) { __io uint32 *mapr = &AFIO_BASE->MAPR; *mapr = (*mapr & ~AFIO_MAPR_SWJ_CFG) | config; } /* * Deprecated bits */ /** * @brief Deprecated. Use exti_cfg instead. * * In previous versions of libmaple, exti_attach_interrupt() took an * afio_exti_port argument; afio_exti_port was also a member of struct * gpio_dev. This isn't portable, so we now use exti_cfg * instead. This typedef (and the macros AFIO_EXTI_PA, ..., * AFIO_EXTI_PG) exist to preserve backwards compatibility. */ typedef exti_cfg afio_exti_port; /** Deprecated. Use EXTI_PA instead. */ #define AFIO_EXTI_PA EXTI_PA /** Deprecated. Use EXTI_PB instead. */ #define AFIO_EXTI_PB EXTI_PB /** Deprecated. Use EXTI_PC instead. */ #define AFIO_EXTI_PC EXTI_PC /** Deprecated. Use EXTI_PD instead. */ #define AFIO_EXTI_PD EXTI_PD /** Deprecated. Use EXTI_PE instead. */ #define AFIO_EXTI_PE EXTI_PE /** Deprecated. Use EXTI_PF instead. */ #define AFIO_EXTI_PF EXTI_PF /** Deprecated. Use EXTI_PG instead. */ #define AFIO_EXTI_PG EXTI_PG /** * @brief Deprecated. Use exti_num instead. * * In previous versions of libmaple, exti_attach_interrupt() took an * afio_exti_num argument. This isn't portable, so we use exti_num * instead. This typedef (and the macros AFIO_EXTI_0, ..., * AFIO_EXTI_15) exist to preserve backwards compatibility. */ typedef exti_num afio_exti_num; /** Deprecated. Use EXTI0 instead. */ #define AFIO_EXTI_0 EXTI0 /** Deprecated. Use EXTI1 instead. */ #define AFIO_EXTI_1 EXTI1 /** Deprecated. Use EXTI2 instead. */ #define AFIO_EXTI_2 EXTI2 /** Deprecated. Use EXTI3 instead. */ #define AFIO_EXTI_3 EXTI3 /** Deprecated. Use EXTI4 instead. */ #define AFIO_EXTI_4 EXTI4 /** Deprecated. Use EXTI5 instead. */ #define AFIO_EXTI_5 EXTI5 /** Deprecated. Use EXTI6 instead. */ #define AFIO_EXTI_6 EXTI6 /** Deprecated. Use EXTI7 instead. */ #define AFIO_EXTI_7 EXTI7 /** Deprecated. Use EXTI8 instead. */ #define AFIO_EXTI_8 EXTI8 /** Deprecated. Use EXTI9 instead. */ #define AFIO_EXTI_9 EXTI9 /** Deprecated. Use EXTI10 instead. */ #define AFIO_EXTI_10 EXTI10 /** Deprecated. Use EXTI11 instead. */ #define AFIO_EXTI_11 EXTI11 /** Deprecated. Use EXTI12 instead. */ #define AFIO_EXTI_12 EXTI12 /** Deprecated. Use EXTI13 instead. */ #define AFIO_EXTI_13 EXTI13 /** Deprecated. Use EXTI14 instead. */ #define AFIO_EXTI_14 EXTI14 /** Deprecated. Use EXTI15 instead. */ #define AFIO_EXTI_15 EXTI15 /** * @brief Deprecated. Use exti_select(exti, port) instead. */ #define afio_exti_select(exti, port) exti_select((exti), (port)) #ifdef __cplusplus } #endif #endif