config BR2_ARCH_IS_64 bool choice prompt "Target Architecture" default BR2_i386 help Select the target architecture family to build for. config BR2_arcle bool "ARC (little endian)" help Synopsys' DesignWare ARC Processor Cores are a family of 32-bit CPUs that can be used from deeply embedded to high performance host applications. Little endian. config BR2_arceb bool "ARC (big endian)" help Synopsys' DesignWare ARC Processor Cores are a family of 32-bit CPUs that can be used from deeply embedded to high performance host applications. Big endian. config BR2_arm bool "ARM (little endian)" help ARM is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by ARM Holdings. Little endian. http://www.arm.com/ http://en.wikipedia.org/wiki/ARM config BR2_armeb bool "ARM (big endian)" help ARM is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by ARM Holdings. Big endian. http://www.arm.com/ http://en.wikipedia.org/wiki/ARM config BR2_aarch64 bool "AArch64" select BR2_ARCH_IS_64 help Aarch64 is a 64-bit architecture developed by ARM Holdings. http://www.arm.com/products/processors/instruction-set-architectures/armv8-architecture.php http://en.wikipedia.org/wiki/ARM config BR2_avr32 bool "AVR32" select BR2_SOFT_FLOAT help The AVR32 is a 32-bit RISC microprocessor architecture designed by Atmel. http://www.atmel.com/ http://en.wikipedia.org/wiki/Avr32 config BR2_bfin bool "Blackfin" help The Blackfin is a family of 16 or 32-bit microprocessors developed, manufactured and marketed by Analog Devices. http://www.analog.com/ http://en.wikipedia.org/wiki/Blackfin config BR2_i386 bool "i386" help Intel i386 architecture compatible microprocessor http://en.wikipedia.org/wiki/I386 config BR2_m68k bool "m68k" depends on BROKEN # ice in uclibc / inet_ntoa_r help Motorola 68000 family microprocessor http://en.wikipedia.org/wiki/M68k config BR2_microblazeel bool "Microblaze AXI (little endian)" help Soft processor core designed for Xilinx FPGAs from Xilinx. AXI bus based architecture (little endian) http://www.xilinx.com http://en.wikipedia.org/wiki/Microblaze config BR2_microblazebe bool "Microblaze non-AXI (big endian)" help Soft processor core designed for Xilinx FPGAs from Xilinx. PLB bus based architecture (non-AXI, big endian) http://www.xilinx.com http://en.wikipedia.org/wiki/Microblaze config BR2_mips bool "MIPS (big endian)" help MIPS is a RISC microprocessor from MIPS Technologies. Big endian. http://www.mips.com/ http://en.wikipedia.org/wiki/MIPS_Technologies config BR2_mipsel bool "MIPS (little endian)" help MIPS is a RISC microprocessor from MIPS Technologies. Little endian. http://www.mips.com/ http://en.wikipedia.org/wiki/MIPS_Technologies config BR2_mips64 bool "MIPS64 (big endian)" select BR2_ARCH_IS_64 help MIPS is a RISC microprocessor from MIPS Technologies. Big endian. http://www.mips.com/ http://en.wikipedia.org/wiki/MIPS_Technologies config BR2_mips64el bool "MIPS64 (little endian)" select BR2_ARCH_IS_64 help MIPS is a RISC microprocessor from MIPS Technologies. Little endian. http://www.mips.com/ http://en.wikipedia.org/wiki/MIPS_Technologies config BR2_powerpc bool "PowerPC" help PowerPC is a RISC architecture created by Apple-IBM-Motorola alliance. http://www.power.org/ http://en.wikipedia.org/wiki/Powerpc config BR2_sh bool "SuperH" help SuperH (or SH) is a 32-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by Hitachi. http://www.hitachi.com/ http://en.wikipedia.org/wiki/SuperH config BR2_sh64 bool "SuperH64" help SuperH64 (or SH) is a 64-bit reduced instruction set computer (RISC) instruction set architecture (ISA) developed by Hitachi. http://www.hitachi.com/ http://en.wikipedia.org/wiki/SuperH config BR2_sparc bool "SPARC" help SPARC (from Scalable Processor Architecture) is a RISC instruction set architecture (ISA) developed by Sun Microsystems. http://www.oracle.com/sun http://en.wikipedia.org/wiki/Sparc config BR2_x86_64 bool "x86_64" select BR2_ARCH_IS_64 help x86-64 is an extension of the x86 instruction set (Intel i386 architecture compatible microprocessor). http://en.wikipedia.org/wiki/X86_64 config BR2_xtensa bool "Xtensa" help Xtensa is a Tensilica processor IP architecture. http://en.wikipedia.org/wiki/Xtensa http://www.tensilica.com/ endchoice # The following string values are defined by the individual # Config.in.$ARCH files config BR2_ARCH string config BR2_ENDIAN string config BR2_GCC_TARGET_TUNE string config BR2_GCC_TARGET_ARCH string config BR2_GCC_TARGET_ABI string config BR2_GCC_TARGET_CPU string config BR2_GCC_TARGET_CPU_REVISION string # Set up target binary format choice prompt "Target Binary Format" depends on BR2_bfin || BR2_m68k default BR2_BINFMT_FDPIC config BR2_BINFMT_ELF bool "ELF" depends on !BR2_bfin && !BR2_m68k help ELF (Executable and Linkable Format) is a format for libraries and executables used across different architectures and operating systems. config BR2_BINFMT_FDPIC bool "FDPIC" depends on BR2_bfin || BR2_m68k help ELF FDPIC binaries are based on ELF, but allow the individual load segments of a binary to be located in memory independently of each other. This makes this format ideal for use in environments where no MMU is available. config BR2_BINFMT_FLAT bool "FLAT" depends on BR2_bfin || BR2_m68k select BR2_PREFER_STATIC_LIB help FLAT binary is a relatively simple and lightweight executable format based on the original a.out format. It is widely used in environment where no MMU is available. endchoice # Set up flat binary type choice prompt "FLAT Binary type" depends on BR2_BINFMT_FLAT default BR2_BINFMT_FLAT_ONE config BR2_BINFMT_FLAT_ONE bool "One memory region" help All segments are linked into one memory region. config BR2_BINFMT_FLAT_SEP_DATA bool "Separate data and code region" depends on BR2_bfin || BR2_m68k help Allow for the data and text segments to be separated and placed in different regions of memory. config BR2_BINFMT_FLAT_SHARED bool "Shared binary" depends on BR2_bfin || BR2_m68k help Allow to load and link indiviual FLAT binaries at run time. endchoice if BR2_arcle || BR2_arceb source "arch/Config.in.arc" endif if BR2_arm || BR2_armeb source "arch/Config.in.arm" endif if BR2_aarch64 source "arch/Config.in.aarch64" endif if BR2_avr32 source "arch/Config.in.avr32" endif if BR2_bfin source "arch/Config.in.bfin" endif if BR2_m68k source "arch/Config.in.m68k" endif if BR2_microblazeel || BR2_microblazebe source "arch/Config.in.microblaze" endif if BR2_mips || BR2_mips64 || BR2_mipsel || BR2_mips64el source "arch/Config.in.mips" endif if BR2_powerpc source "arch/Config.in.powerpc" endif if BR2_sh || BR2_sh64 source "arch/Config.in.sh" endif if BR2_sparc source "arch/Config.in.sparc" endif if BR2_i386 || BR2_x86_64 source "arch/Config.in.x86" endif if BR2_xtensa source "arch/Config.in.xtensa" endif